欢迎访问ic37.com |
会员登录 免费注册
发布采购

DPCLK0 参数 Datasheet PDF下载

DPCLK0图片预览
型号: DPCLK0
PDF下载: 下载PDF文件 查看货源
内容描述: 的Cyclone III器件手册 [Cyclone III Device Handbook]
分类和应用:
文件页数/大小: 274 页 / 7302 K
品牌: ALTERA [ ALTERA CORPORATION ]
 浏览型号DPCLK0的Datasheet PDF文件第152页浏览型号DPCLK0的Datasheet PDF文件第153页浏览型号DPCLK0的Datasheet PDF文件第154页浏览型号DPCLK0的Datasheet PDF文件第155页浏览型号DPCLK0的Datasheet PDF文件第157页浏览型号DPCLK0的Datasheet PDF文件第158页浏览型号DPCLK0的Datasheet PDF文件第159页浏览型号DPCLK0的Datasheet PDF文件第160页  
8–14  
Chapter 8: External Memory Interfaces in the Cyclone III Device Family  
Document Revision History  
1
The PLL is instantiated in the ALTMEMPHY megafunction. All outputs of the PLL are  
used when the ALTMEMPHY megafunction is instantiated to interface with external  
memories.  
f
f
For more information about the usage of PLL outputs by the ALTMEMPHY  
megafunction, refer to the External Memory Interfaces page.  
For more information about Cyclone III device family PLL, refer to the Clock Networks  
and PLLs in the Cyclone III Device Family chapter.  
Document Revision History  
Table 8–3 lists the revision history for this document.  
Table 8–3. Document Revision History  
Date  
July 2012  
Version  
Changes  
3.1  
Finalized Table 8–2.  
Updated “Data and Data Clock/Strobe Pins” on page 8–2 and “Memory Clock Pins” on  
page 8–10.  
December 2011  
3.0  
Updated hyperlinks.  
Minor text edits.  
Removed Tables 8-1, 8-2, 8-3, and 8-4.  
Changed links to reference Literature: External Memory Interfaces.  
Minor changes to the text.  
January 2010  
2.3  
December 2009  
July 2009  
2.2  
2.1  
Made minor correction to the part number.  
Updated chapter part number.  
Updated “Introduction” on page 8–1.  
Updated Table 8–1 on page 8–1, Table 8–2 on page 8–2, Table 8–3 on page 8–3,  
Table 8–4 on page 8–4, and Table 8–5 on page 8–7. Updated notes to Table 8–6 on  
page 8–10. Updated “Data and Data Clock/Strobe Pins” on page 8–5.  
June 2009  
2.0  
Updated note to Figure 8–2 on page 8–12.  
Updated “Optional Parity, DM, and Error Correction Coding Pins” on page 8–13.  
Updated “Address and Control/Command Pins” on page 8–14.  
Updated “Introduction”, “DDR Input Registers” and “Conclusion” sections.  
Updated chapter to new template.  
October 2008  
May 2008  
1.3  
1.2  
Added (Note 4) to Figure 8–3.  
Updated Table 8–3 and Table 8-5. Added new Table 8–4.  
Updated (Note 1) to Figure 8-4. Updated Figure 8–5 and 8–14.  
Updated “Data and Data Clock/Strobe Pins” section.  
Updated Table 8–5.  
July 2007  
1.1  
1.0  
Added chapter TOC and “Referenced Documents” section.  
Initial release.  
March 2007  
Cyclone III Device Handbook  
Volume 1  
July 2012 Altera Corporation  
 复制成功!