欢迎访问ic37.com |
会员登录 免费注册
发布采购

CLK14_6N 参数 Datasheet PDF下载

CLK14_6N图片预览
型号: CLK14_6N
PDF下载: 下载PDF文件 查看货源
内容描述: 的Cyclone III器件手册 [Cyclone III Device Handbook]
分类和应用:
文件页数/大小: 274 页 / 7302 K
品牌: ALTERA [ ALTERA CORPORATION ]
 浏览型号CLK14_6N的Datasheet PDF文件第28页浏览型号CLK14_6N的Datasheet PDF文件第29页浏览型号CLK14_6N的Datasheet PDF文件第30页浏览型号CLK14_6N的Datasheet PDF文件第31页浏览型号CLK14_6N的Datasheet PDF文件第33页浏览型号CLK14_6N的Datasheet PDF文件第34页浏览型号CLK14_6N的Datasheet PDF文件第35页浏览型号CLK14_6N的Datasheet PDF文件第36页  
2–6  
Chapter 2: Logic Elements and Logic Array Blocks in the Cyclone III Device Family  
LAB Control Signals  
Figure 2–5 shows the direct link connection.  
Figure 2–5. Cyclone III Device Family Direct Link Connection  
Direct link interconnect from  
left LAB, M9K memory  
block, embedded multiplier,  
PLL, or IOE output  
Direct link interconnect from  
right LAB, M9K memory  
block, embedded multiplier,  
PLL, or IOE output  
Direct link  
interconnect  
to left  
Direct link  
interconnect  
to right  
Local  
Interconnect  
LAB  
LAB Control Signals  
Each LAB contains dedicated logic for driving control signals to its LEs. The control  
signals include:  
Two clocks  
Two clock enables  
Two asynchronous clears  
One synchronous clear  
One synchronous load  
You can use up to eight control signals at a time. Register packing and synchronous  
load cannot be used simultaneously.  
Each LAB can have up to four non-global control signals. You can use additional LAB  
control signals as long as they are global signals.  
Synchronous clear and load signals are useful for implementing counters and other  
functions. The synchronous clear and synchronous load signals are LAB-wide signals  
that affect all registers in the LAB.  
Each LAB can use two clocks and two clock enable signals. The clock and clock enable  
signals of each LAB are linked. For example, any LE in a particular LAB using the  
labclk1signal also uses the labclkena1. If the LAB uses both the rising and falling  
edges of a clock, it also uses both LAB-wide clock signals. Deasserting the clock  
enable signal turns off the LAB-wide clock.  
The LAB row clocks [5..0]and LAB local interconnect generate the LAB-wide  
control signals. The MultiTrack interconnect inherent low skew allows clock and  
control signal distribution in addition to data distribution.  
Cyclone III Device Handbook  
Volume 1  
December 2011 Altera Corporation  
 复制成功!