欢迎访问ic37.com |
会员登录 免费注册
发布采购

5M570ZF256C5N 参数 Datasheet PDF下载

5M570ZF256C5N图片预览
型号: 5M570ZF256C5N
PDF下载: 下载PDF文件 查看货源
内容描述: MAX V CPLD开发板 [MAX V CPLD Development Board]
分类和应用: 可编程逻辑器件LTEPC时钟
文件页数/大小: 24 页 / 1003 K
品牌: ALTERA [ ALTERA CORPORATION ]
 浏览型号5M570ZF256C5N的Datasheet PDF文件第15页浏览型号5M570ZF256C5N的Datasheet PDF文件第16页浏览型号5M570ZF256C5N的Datasheet PDF文件第17页浏览型号5M570ZF256C5N的Datasheet PDF文件第18页浏览型号5M570ZF256C5N的Datasheet PDF文件第20页浏览型号5M570ZF256C5N的Datasheet PDF文件第21页浏览型号5M570ZF256C5N的Datasheet PDF文件第22页浏览型号5M570ZF256C5N的Datasheet PDF文件第23页  
Chapter 2: Board Components  
2–13  
General User Input/Output  
General User Input/Output  
This section describes the user I/O interface to the CPLD, including the push-buttons  
and status LEDs.  
User-Defined Push-Button Switches  
The development board includes two user-defined push-button switches. Board  
references S1 (USER_PB1) and S2 (USER_PB0) are push-button switches that allow you to  
interact with the MAX V CPLD device. There is no board-specific function for these  
user-defined push-button switches.  
Table 2–15 lists the user-defined push-button switch schematic signal names and their  
corresponding MAX V CPLD device pin numbers.  
Table 2–15. User-Defined Push-Button Switch Schematic Signal Names and Functions  
Schematic Signal  
Name  
MAX V CPLD Device  
Pin Number  
Board Reference  
Description  
I/O Standard  
S2  
User-defined push-button switch.  
When the switch is pressed and held  
down, the device pin is set to logic 0;  
when the switch is released, the  
device pin is set to logic 1.  
USER_PB0  
M9  
3.3-V  
S1  
USER_PB1  
R3  
Table 2–16 lists the user-defined push-button switch component reference and the  
manufacturing information.  
Table 2–16. User-Defined Push-Button Switch Component Reference and Manufacturing Information  
Manufacturer  
Board Reference  
Description  
Manufacturer  
Manufacturer Website  
Part Number  
S1, S2  
Push-button switches Dawning Precision Co., Ltd. TS-A02SA-2-S100 www.dawning2.com.tw  
User-Defined LEDs  
The development board includes two general purpose LEDs. Board references D7  
USER_LED1) and D8 (USER_LED0) are user-defined LEDs which allow status and  
(
debugging signals to be driven to the LEDs from the CPLD designs loaded into the  
MAX V CPLD device. There is no board-specific function for these LEDs.  
Table 2–17 lists the user-defined LED schematic signal names and their corresponding  
MAX V CPLD pin numbers.  
Table 2–17. User-Defined LED Schematic Signal Names and Functions  
Schematic  
MAX V CPLD Device  
Pin Number  
Board Reference  
Description  
User-defined LEDs.  
Driving a logic 0 on the I/O port  
illuminates the LED. Driving a logic 1  
on the I/O port turns off the LED.  
I/O Standard  
Signal Name  
D8  
USER_LED0  
USER_LED1  
P4  
3.3-V  
D7  
R1  
January 2011 Altera Corporation  
MAX V CPLD Development Board Reference Manual