欢迎访问ic37.com |
会员登录 免费注册
发布采购

5ASXMB3E4F31I3N 参数 Datasheet PDF下载

5ASXMB3E4F31I3N图片预览
型号: 5ASXMB3E4F31I3N
PDF下载: 下载PDF文件 查看货源
内容描述: [Field Programmable Gate Array, 670MHz, PBGA896, ROHS COMPLIANT, FBGA-896]
分类和应用: 时钟LTE可编程逻辑
文件页数/大小: 184 页 / 1809 K
品牌: ALTERA [ ALTERA CORPORATION ]
 浏览型号5ASXMB3E4F31I3N的Datasheet PDF文件第1页浏览型号5ASXMB3E4F31I3N的Datasheet PDF文件第2页浏览型号5ASXMB3E4F31I3N的Datasheet PDF文件第4页浏览型号5ASXMB3E4F31I3N的Datasheet PDF文件第5页浏览型号5ASXMB3E4F31I3N的Datasheet PDF文件第6页浏览型号5ASXMB3E4F31I3N的Datasheet PDF文件第7页浏览型号5ASXMB3E4F31I3N的Datasheet PDF文件第8页浏览型号5ASXMB3E4F31I3N的Datasheet PDF文件第9页  
Operating Conditions .............................................................................................................................................................................................2-1  
Switching Characteristics .................................................................................................................................................................................................2-21  
Transceiver Performance Specifications ............................................................................................................................................................ 2-21  
Core Performance Specifications ........................................................................................................................................................................2-37  
Periphery Performance ........................................................................................................................................................................................ 2-44  
Configuration Specification .............................................................................................................................................................................................2-56  
POR Specifications ................................................................................................................................................................................................2-56  
JTAG Configuration Specifications .................................................................................................................................................................... 2-57  
Fast Passive Parallel (FPP) Configuration Timing ........................................................................................................................................... 2-57  
Active Serial Configuration Timing ................................................................................................................................................................... 2-65  
Passive Serial Configuration Timing ..................................................................................................................................................................2-67  
Initialization .......................................................................................................................................................................................................... 2-69  
Configuration Files ...............................................................................................................................................................................................2-69  
Remote System Upgrades Circuitry Timing Specification ..............................................................................................................................2-70  
User Watchdog Internal Oscillator Frequency Specification ..........................................................................................................................2-71  
I/O Timing .........................................................................................................................................................................................................................2-71  
Programmable IOE Delay ....................................................................................................................................................................................2-72  
Programmable Output Buffer Delay .................................................................................................................................................................. 2-72  
Glossary ..............................................................................................................................................................................................................................2-73  
Document Revision History ............................................................................................................................................................................................2-78  
Altera Corporation