欢迎访问ic37.com |
会员登录 免费注册
发布采购

5AGTMD3G627C4N 参数 Datasheet PDF下载

5AGTMD3G627C4N图片预览
型号: 5AGTMD3G627C4N
PDF下载: 下载PDF文件 查看货源
内容描述: 阿里亚V器件手册 [Arria V Device Handbook]
分类和应用:
文件页数/大小: 82 页 / 1787 K
品牌: ALTERA [ ALTERA CORPORATION ]
 浏览型号5AGTMD3G627C4N的Datasheet PDF文件第72页浏览型号5AGTMD3G627C4N的Datasheet PDF文件第73页浏览型号5AGTMD3G627C4N的Datasheet PDF文件第74页浏览型号5AGTMD3G627C4N的Datasheet PDF文件第75页浏览型号5AGTMD3G627C4N的Datasheet PDF文件第77页浏览型号5AGTMD3G627C4N的Datasheet PDF文件第78页浏览型号5AGTMD3G627C4N的Datasheet PDF文件第79页浏览型号5AGTMD3G627C4N的Datasheet PDF文件第80页  
2–48  
Chapter 2: Device Datasheet for Arria V Devices  
Glossary  
Glossary  
Table 2–48 lists the glossary for this chapter.  
Table 2–48. Glossary Table (Part 1 of 4)  
Letter  
Subject  
Definitions  
A
B
C
Receiver Input Waveforms  
Single-Ended Waveform  
Positive Channel (p) = V  
IH  
V
ID  
Negative Channel (n) = V  
Ground  
IL  
V
CM  
Differential Waveform  
V
ID  
p - n = 0 V  
V
ID  
Differential I/O  
Standards  
D
Transmitter Output Waveforms  
Single-Ended Waveform  
Positive Channel (p) = V  
OH  
V
OD  
Negative Channel (n) = V  
Ground  
OL  
V
CM  
Differential Waveform  
V
OD  
p - n = 0 V  
V
OD  
E
F
fHSCLK  
Left/right PLL input clock frequency.  
High-speed I/O block—Maximum/minimum LVDS data transfer rate  
(fHSDR = 1/TUI), non-DPA.  
fHSDR  
High-speed I/O block—Maximum/minimum LVDS data transfer rate  
(fHSDRDPA = 1/TUI), DPA.  
fHSDRDPA  
G
H
I
Arria V Device Handbook  
Volume 1: Device Overview and Datasheet  
February 2012 Altera Corporation