欢迎访问ic37.com |
会员登录 免费注册
发布采购

5AGTMD3D631I4N 参数 Datasheet PDF下载

5AGTMD3D631I4N图片预览
型号: 5AGTMD3D631I4N
PDF下载: 下载PDF文件 查看货源
内容描述: 阿里亚V器件手册 [Arria V Device Handbook]
分类和应用:
文件页数/大小: 82 页 / 1787 K
品牌: ALTERA [ ALTERA CORPORATION ]
 浏览型号5AGTMD3D631I4N的Datasheet PDF文件第9页浏览型号5AGTMD3D631I4N的Datasheet PDF文件第10页浏览型号5AGTMD3D631I4N的Datasheet PDF文件第11页浏览型号5AGTMD3D631I4N的Datasheet PDF文件第12页浏览型号5AGTMD3D631I4N的Datasheet PDF文件第14页浏览型号5AGTMD3D631I4N的Datasheet PDF文件第15页浏览型号5AGTMD3D631I4N的Datasheet PDF文件第16页浏览型号5AGTMD3D631I4N的Datasheet PDF文件第17页  
Chapter 1: Overview for the Arria V Device Family  
1–7  
Low-Power Serial Transceivers  
Low-Power Serial Transceivers  
Arria V devices deliver the industry’s lowest power 10-Gbps transceivers at less than  
140 mW and 6-Gbps transceivers at less than 100 mW power consumption per  
channel. Arria V transceivers are designed to be standard compliant for a wide range  
of protocols and data rates.  
The transceivers are positioned on the left and right outer edges of the device, as  
shown in Figure 1–1.  
(1), (2)  
Figure 1–1. Device Chip Overview for Arria V Devices  
General Purpose I/Os (LVDS, Memory Interface)  
Integrated Multiport Memory Controllers  
ALM  
M10K Internal Memory Blocks  
Variable-Precision DSP Blocks  
Integrated Multiport Memory Controllers  
General Purpose I/Os (LVDS, Memory Interface)  
Notes to Figure 1–1:  
(1) This figure represents an Arria V device with transceivers. Other Arria V devices may have a different floor plan than the one shown here.  
(2) This figure is a graphical representation of a top view of the silicon die, which corresponds to a reverse view for flip chip packages.  
February 2012 Altera Corporation  
Arria V Device Handbook  
Volume 1: Device Overview and Datasheet  
 复制成功!