欢迎访问ic37.com |
会员登录 免费注册
发布采购

5AGTMB1D631I4N 参数 Datasheet PDF下载

5AGTMB1D631I4N图片预览
型号: 5AGTMB1D631I4N
PDF下载: 下载PDF文件 查看货源
内容描述: 阿里亚V器件手册 [Arria V Device Handbook]
分类和应用:
文件页数/大小: 82 页 / 1787 K
品牌: ALTERA [ ALTERA CORPORATION ]
 浏览型号5AGTMB1D631I4N的Datasheet PDF文件第8页浏览型号5AGTMB1D631I4N的Datasheet PDF文件第9页浏览型号5AGTMB1D631I4N的Datasheet PDF文件第10页浏览型号5AGTMB1D631I4N的Datasheet PDF文件第11页浏览型号5AGTMB1D631I4N的Datasheet PDF文件第13页浏览型号5AGTMB1D631I4N的Datasheet PDF文件第14页浏览型号5AGTMB1D631I4N的Datasheet PDF文件第15页浏览型号5AGTMB1D631I4N的Datasheet PDF文件第16页  
1–6  
Chapter 1: Overview for the Arria V Device Family  
Arria V Family Plan  
Table 1–4 lists the Arria V package plan. The package plan shows the GPIO counts,  
the maximum number of 6-Gbps transceivers available, and the maximum number of  
10-Gbps transceivers available per density and package. Various combinations of  
6-Gbps and 10-Gbps transceiver counts are available.  
Table 1–4. Package Plan for Arria V Devices —Preliminary (1)  
F672 (27 mm)  
Flip Chip  
F896 (31 mm)  
Flip Chip  
F1152 (35 mm)  
Flip Chip  
F1517 (40 mm)  
Flip Chip  
Varients  
Devices  
GPIO  
HPS  
I/O  
HPS  
HPS  
GPIO XCVR  
XCVR  
GPIO  
XCVR  
GPIO  
XCVR  
(2)  
I/O  
I/O  
5AGXA1  
5AGXA3  
5AGXA5  
5AGXA7  
5AGXB1  
5AGXB3  
5AGXB5  
5AGXB7  
5AGTD3  
5AGTD7  
5ASXB3  
5ASXB5  
5ASTD3  
5ASTD5  
336  
336  
336  
336  
9
480  
480  
384  
384  
384  
384  
12  
12  
9
9
18  
544  
544  
544  
544  
544  
544  
544  
544  
350  
350  
350  
350  
24  
9
18  
24  
Arria V GX  
(3)  
18  
24  
704  
704  
704  
704  
704  
704  
528  
528  
528  
528  
24  
18  
24  
24  
24  
36  
24  
36  
384  
12, 2  
12, 4  
12, 4  
18  
12, 4  
12, 8  
30  
Arria V GT  
(4) (5)  
,
178  
178  
178  
178  
216  
216  
216  
216  
12  
216  
216  
216  
216  
216  
216  
216  
216  
Arria V SX  
(3)  
12  
18  
30  
6, 2  
6, 2  
12, 2  
12, 2  
12, 6  
12, 6  
Arria V ST  
(4), (5)  
Notes to Table 1–4:  
(1) The arrows indicate the package vertical migration capability. Vertical migration allows you to migrate across device densities for devices having  
the same dedicated pins, configuration pins, and power pins for a given package.  
(2) In the F896 package, the PCIe hard IP block on the right side of the 5AGXA5, 5AGXA7, 5AGXB1, 5AGXB3, and 5AGTD3 devices supports x1 for  
Gen1 and Gen2 data rates.  
(3) The transceiver counts listed are for 6-Gbps transceivers.  
(4) The transceiver counts listed are for 6-Gbps and 10-Gbps transceivers, respectively.  
(5) You can alternatively configure any pair of 10-Gbps channels as six 6-Gbps channels. For instance, you can alternatively configure the 5AGTD7  
device in the F1517 package as eighteen 6-Gbps and six 10-Gbps, twenty-four 6-Gbps and four 10-Gbps, or thirty 6-Gbps and two 10-Gbps  
channels.  
Arria V Device Handbook  
February 2012 Altera Corporation  
Volume 1: Device Overview and Datasheet  
 复制成功!