欢迎访问ic37.com |
会员登录 免费注册
发布采购

5AGTMA1D427C4N 参数 Datasheet PDF下载

5AGTMA1D427C4N图片预览
型号: 5AGTMA1D427C4N
PDF下载: 下载PDF文件 查看货源
内容描述: 阿里亚V器件手册 [Arria V Device Handbook]
分类和应用:
文件页数/大小: 82 页 / 1787 K
品牌: ALTERA [ ALTERA CORPORATION ]
 浏览型号5AGTMA1D427C4N的Datasheet PDF文件第20页浏览型号5AGTMA1D427C4N的Datasheet PDF文件第21页浏览型号5AGTMA1D427C4N的Datasheet PDF文件第22页浏览型号5AGTMA1D427C4N的Datasheet PDF文件第23页浏览型号5AGTMA1D427C4N的Datasheet PDF文件第25页浏览型号5AGTMA1D427C4N的Datasheet PDF文件第26页浏览型号5AGTMA1D427C4N的Datasheet PDF文件第27页浏览型号5AGTMA1D427C4N的Datasheet PDF文件第28页  
1–18  
Chapter 1: Overview for the Arria V Device Family  
SoC FPGA with HPS  
System Peripherals  
The Ethernet MAC, USB OTG controller, NAND flash controller and SD/MMC/SDIO  
controller modules have an integrated DMA controller. For modules without an  
integrated DMA controller, an additional DMA controller module provides up to  
eight channels for high-bandwidth data transfers. The debug access port provides  
interfaces to industry standard JTAG debug probes and supports ARM CoreSight  
debug and core traces to facilitate software development.  
HPS-FPGA AXI Bridges  
The HPS–FPGA bridges, which support the Advanced Microcontroller Bus  
Architecture (AMBA®) Advanced eXtensible Interface (AXI) specifications, consist  
of the following bridges:  
FPGA-to-HPS AXI bridge—a high-performance bus supporting 32-, 64-, and  
128-bit data widths that allows the FPGA fabric to master transactions to the slaves  
in the HPS  
HPS-to-FPGA AXI bridge—a high-performance bus supporting 32-, 64-, and  
128-bit data widths that allows the HPS to master transactions to the slaves in the  
FPGA fabric.  
Lightweight HPS-to-FPGA AXI bridge—a lower performance 32-bit width bus  
that allows the HPS to master transactions to the slaves in the FPGA fabric.  
The HPS–FPGA AXI bridges also allow the FPGA fabric to access the memory shared  
by one or both microprocessors, and provide asynchronous clock crossing with the  
clock from the FPGA fabric.  
HPS SDRAM Controller Subsystem  
The HPS SDRAM controller subsystem contains a multiport SDRAM controller and  
DDR PHY that is shared between the FPGA fabric (through the  
FPGA-to-HPS SDRAM interface), the level 2 (L2) cache, and the level 3 (L3) system  
interconnect. The FPGA-to-HPS SDRAM interface supports AMBA AXI and Avalon®  
Memory-Mapped (Avalon-MM) interface standards, and provides up to four ports  
with separate read and write directions.  
To maximize memory performance, the HPS SDRAM controller subsystem supports  
command and data reordering, deficit round-robin arbitration with aging, and  
high-priority bypass features. The HPS SDRAM controller subsystem supports DDR2,  
DDR3, LPDDR, or LPDDR2 devices up to 4 Gb and runs up to 533 MHz (1066 Mbps  
data rate).  
For easy migration, the FPGA-to-HPS SDRAM interface is compatible with the  
interface of the soft SDRAM memory controller IPs and hard SDRAM memory  
controllers in the FPGA fabric.  
FPGA Configuration and Processor Booting  
The FPGA fabric and HPS in the SoC FPGA are powered independently. You can  
reduce the clock frequencies or gate the clocks to reduce dynamic power, or shut  
down the entire FPGA fabric to reduce total system power.  
You can configure the FPGA fabric and boot the HPS independently, in any order,  
providing you with more design flexibility:  
Arria V Device Handbook  
February 2012 Altera Corporation  
Volume 1: Device Overview and Datasheet  
 复制成功!