欢迎访问ic37.com |
会员登录 免费注册
发布采购

AK4665AEN 参数 Datasheet PDF下载

AK4665AEN图片预览
型号: AK4665AEN
PDF下载: 下载PDF文件 查看货源
内容描述: 20位立体声编解码器MIC / HP- AMP [20-Bit Stereo CODEC with MIC/HP-AMP]
分类和应用: 解码器编解码器消费电路商用集成电路
文件页数/大小: 52 页 / 521 K
品牌: AKM [ ASAHI KASEI MICROSYSTEMS ]
 浏览型号AK4665AEN的Datasheet PDF文件第3页浏览型号AK4665AEN的Datasheet PDF文件第4页浏览型号AK4665AEN的Datasheet PDF文件第5页浏览型号AK4665AEN的Datasheet PDF文件第6页浏览型号AK4665AEN的Datasheet PDF文件第8页浏览型号AK4665AEN的Datasheet PDF文件第9页浏览型号AK4665AEN的Datasheet PDF文件第10页浏览型号AK4665AEN的Datasheet PDF文件第11页  
ASAHI KASEI
[AK4665A]
Parameter
min
Typ
max
Units
Stereo Line Output:
(LOUT/ROUT pins) (Note 9)
S/(N+D) (0dBFS Output)
72
84
-
dB
S/N (A-weighted)
80
88
-
dB
Interchannel Isolation
70
90
-
dB
Interchannel Gain Mismatch
-
0.2
0.5
dB
Gain Drift
-
200
-
ppm/°C
Output Voltage
1.35
1.5
1.65
Vpp
Load Resistance (Note 10)
10
-
-
kΩ
Load Capacitance
-
-
30
pF
Power Supply Rejection (Note 7)
-
50
-
dB
Output Volume (OPGA):
(LOUT/ROUT pins)
Step Size
1
2
3
dB
Gain Control Range
0
dB
−30
Analog Input:
(LIN/RIN/MIN pins)
Input Resistance
100
200
300
kΩ
Gain
0
+1
dB
LIN→HPL, RIN→HPR, HPG bit = “0”, LING bit = “0”
−1
-
-
dB
LIN→HPL, RIN→HPR, HPG bit = “0”, LING bit = “1”
−12
-
+5.5
-
dB
LIN→HPL, RIN→HPR, HPG bit = “1”, LING bit = “0”
-
-
dB
LIN→HPL, RIN→HPR, HPG bit = “1”, LING bit = “1”
−6.5
0
+1
dB
MIN→HPL/HPR, HPG bit = “0”
−1
-
+5.5
-
dB
MIN→HPL/HPR, HPG bit = “1”
0
+1
dB
LIN/MIN→LOUT, RIN/MIN→ROUT, ATTS=0dB
−1
Power Supplies
Power Supply Current: AVDD+DVDD+TVDD+HVDD
Normal Operation (PDN pin = “H”) (Note 11)
-
20
30
mA
Power-Down Mode (PDN pin = “L”) (Note 12)
-
1
100
µA
Note 9. DACL=DACR bits = “1”, LINL=RINR=MINL=MINR bits = “0”, ATTL7-0=ATTR7-0=ATTS3-0 bits=0dB.
Note 10. AC Load
Note 11. All blocks are powered-up (MVCM=PMADC=PMDAC=PMHPL=PMHPR=PMLO=PMCP=PMMP bits =
“1”), and HP-AMP output is off. Output current of MPWR pin is 0mA.
AVDD=12mA(typ), DVDD+TVDD=2mA(typ), HVDD=6mA(typ).
14mA(typ) at playback only (PMVCM=PMDAC=PMHPL=PMHPR=PMLO=PMCP bits = “1”, PMADC bit
= “0”), AVDD=6.5mA(typ), DVDD+TVDD=1.5mA(typ), HVDD=6mA(typ).
Note 12. All digital input pins including clock pins (MCLK, BICK and LRCK) are held at DVDD or DVSS. PDN pin is
held at DVSS.
MS0440-E-01
-7-
2006/05