欢迎访问ic37.com |
会员登录 免费注册
发布采购

AK4319AVM 参数 Datasheet PDF下载

AK4319AVM图片预览
型号: AK4319AVM
PDF下载: 下载PDF文件 查看货源
内容描述: 18位DAC SCF [18Bit SCF DAC]
分类和应用: 转换器数模转换器光电二极管
文件页数/大小: 18 页 / 165 K
品牌: AKM [ ASAHI KASEI MICROSYSTEMS ]
 浏览型号AK4319AVM的Datasheet PDF文件第1页浏览型号AK4319AVM的Datasheet PDF文件第2页浏览型号AK4319AVM的Datasheet PDF文件第4页浏览型号AK4319AVM的Datasheet PDF文件第5页浏览型号AK4319AVM的Datasheet PDF文件第6页浏览型号AK4319AVM的Datasheet PDF文件第7页浏览型号AK4319AVM的Datasheet PDF文件第8页浏览型号AK4319AVM的Datasheet PDF文件第9页  
ASAHI KASEI  
[AK4319A]  
PIN/FUNCTION  
No.  
1
Pin Name I/O  
Function  
DIF1  
I
-
-
I
I
I
Digital Input Format Pin  
(Internal Pull-down pin)  
2
DVDD  
DVSS  
LRCK  
BICK  
Digital Power Supply  
Digital Ground Pin  
3
4
L/R Clock Pin  
5
Audio Serial Data Clock Pin  
6
SDATA  
Audio Serial Data Input Pin  
2's complement MSB-first data is input on this pin.  
Power-Down Mode Pin  
When at "L", the AK4319A is in power-down mode and is held in reset.  
The AK4319A should always be reset upon power-up.  
7
8
PD  
I
I
XTI  
Master Clock Input Pin  
A crystal can be connected between this pin and XTO, or an external  
CMOS clock can be input on XTI.  
9
XTO  
O
O
I
Crystal Oscillator Output Pin  
When an external clock is input, this pin should be left floating.  
10  
11  
CLKO  
SMUTE  
Clock Output Pin  
The inverted XTI clock is output.  
Soft Mute Pin  
(Internal Pull-down pin)  
When this pin goes "H", soft mute cycle is initiated.  
When returning "L", the output mute releases.  
12  
13  
14  
DEM0  
DEM1  
CKS  
I
I
I
De-emphasis Frequency Select Pin  
De-emphasis Frequency Select Pin  
Master Clock Select Pin  
(Internal Pull-down pin)  
"L": MCLK=256fs,"H": MCLK=384fs  
15  
TST  
I
Test Pin  
(Internal Pull-down pin)  
Must be left floating or tied to AVSS.  
16  
17  
18  
19  
20  
AOUTR-  
AOUTR+  
AOUTL-  
AOUTL+  
VREF  
O
O
O
O
O
Rch Negative analog output pin  
Rch Positive analog output pin  
Lch Negative analog output pin  
Lch Positive analog output pin  
Voltage Reference Output Pin, 3.0V (typ, respects to AVSS)  
Normally connected to AVSS with a 0.1uF ceramic capacitor in parallel  
witha 10uF electrolytic capacitor.  
21  
22  
23  
AVDD  
AVSS  
DZF  
-
-
Analog Power Supply Pin  
Analog Ground pin  
O
Zero Input Detect Pin  
24  
DIF0  
I
Digital Input Format Pin  
(Internal Pull-down pin)  
Note: All input pins except pull-down pins should not be left floating.  
M0011-E-01  
1998/6  
- 3 -