欢迎访问ic37.com |
会员登录 免费注册
发布采购

AK4220VQ 参数 Datasheet PDF下载

AK4220VQ图片预览
型号: AK4220VQ
PDF下载: 下载PDF文件 查看货源
内容描述: 7 : 3音频开关和6 : 3视频开关 [7:3 Audio Switch and 6:3 Video Switch]
分类和应用: 开关商用集成电路
文件页数/大小: 33 页 / 545 K
品牌: AKM [ ASAHI KASEI MICROSYSTEMS ]
 浏览型号AK4220VQ的Datasheet PDF文件第5页浏览型号AK4220VQ的Datasheet PDF文件第6页浏览型号AK4220VQ的Datasheet PDF文件第7页浏览型号AK4220VQ的Datasheet PDF文件第8页浏览型号AK4220VQ的Datasheet PDF文件第10页浏览型号AK4220VQ的Datasheet PDF文件第11页浏览型号AK4220VQ的Datasheet PDF文件第12页浏览型号AK4220VQ的Datasheet PDF文件第13页  
I
[AK4220]
ANALOG CHARACTERISTICS (VIDEO)
(Ta=25°C; AVDD = VVDD1-2 = 5V, DVDD =3.3V; AVSS = VVSS1-3 = DVSS = 0V; unless otherwise specified)
Parameter
Conditions
min
typ
max
Units
At output pin.
-
0.6
-
V
Sync Tip Clamp Voltage
Gain (Note: 13)
Input=0.3Vp-p, 100kHz
5.5
6
6.5
dB
Frequency Response (Note: 13) Input=0.3Vp-p, 100kHz to 6MHz.
-1.0
1.0
dB
Maximum Input Signal
f=100kHz, maximum with distortion < 1.0%,
1.5
-
-
Vpp
gain=6dB(typ).
Load Resistance
R1+R2(Note: 14)
150
-
-
Ω
400
pF
Load Capacitance
C1 (Note: 14)
15
pF
C2 (Note: 14)
Interchannel Isolation (Note: 15) f=4.43MHz, 1Vpp input.
-
50
-
dB
S/N
Reference Level = 0.7Vpp, CCIR 567
-
74
-
dB
weighting. BW= 15kHz to 5MHz.
Differential Gain
0.7Vpp 5steps modulated staircase.
-
-
%
±0.4
chrominance &burst are 280mVpp, 4.43MHz.
Differential Phase
0.7Vpp 5steps modulated staircase.
-
-
Degree
±0.9
chrominance &burst are 280mVpp, 4.43MHz.
Input Detection Circuit
Input Reception (Note: 16)
0.04
0.07
0.1
Vpp
Note: 12. SAGN bit=“1”, DC output. There is no specification for using the Sag Compensation circuit (SAGN bit=“0”).
Sync Tip Clamp Voltage is proportional to AVDD voltage, VOUT=0.17 x AVDD V(typ).
Note: 13. If SAGN bit=“0” for using the Sag Compensation circuit, the measurement point is between C3 and R1 of
Note: 14. See Figure 5 and Figure 6.
Note: 15. Between all channels of VIN1-6.
Note: 16. If the input voltage is smaller than the detection reception value, the signal isn’t detected. If the input voltage is
larger than the detection reception value, the signal is detected. The input reception value is proportional to
AVDD voltage, 0.014 x AVDD Vpp(typ).
C3
100uF
+6dB
VOUT
VFB
C4
2.2uF
R1
75Ω
R2
75Ω
C21
C22
C23
C1
C2=C21+C22+C23= 15pF(max)
C1= 400pF(max)
Figure 5. Load Resistance R1, R2 and Load Capacitance C1, C2 (SAGN bit=“0”, using the Sag Compensation circuit)
R1
75Ω
+6dB
VOUT
VFB
R2
75Ω
C2
C1
C2=15pF(max)
C1=400pF(max)
Figure 6. Load Resistance R1, R2 and Load Capacitance C1, C2 (SAGN bit=“1”, DC output)
MS0627-E-00
-9-
2007/05