欢迎访问ic37.com |
会员登录 免费注册
发布采购

HCPL-0710 参数 Datasheet PDF下载

HCPL-0710图片预览
型号: HCPL-0710
PDF下载: 下载PDF文件 查看货源
内容描述: 40 ns的支柱,延迟, SO- 8光耦 [40 ns Prop. Delay, SO-8 Optocoupler]
分类和应用: 光电输出元件
文件页数/大小: 17 页 / 279 K
品牌: AGILENT [ AGILENT TECHNOLOGIES, LTD. ]
 浏览型号HCPL-0710的Datasheet PDF文件第1页浏览型号HCPL-0710的Datasheet PDF文件第2页浏览型号HCPL-0710的Datasheet PDF文件第3页浏览型号HCPL-0710的Datasheet PDF文件第5页浏览型号HCPL-0710的Datasheet PDF文件第6页浏览型号HCPL-0710的Datasheet PDF文件第7页浏览型号HCPL-0710的Datasheet PDF文件第8页浏览型号HCPL-0710的Datasheet PDF文件第9页  
Electrical Specifications
Test conditions that are not specified can be anywhere within the recommended operating range. All typical
specifications are at T
A
= +25°C, V
DD1
= V
DD2
= +5 V.
Parameter
Symbol
I
DD1L
I
DD1H
I
DD1
I
DD2
I
I
V
OH
V
OL
Min.
Typ.
6.0
1.5
Max. Units
10.0
3.0
13.0
11.0
10
mA
mA
mA
mA
µA
V
V
Test Conditions
V
I
= 0 V
V
I
= V
DDI
Fig. Note
2
DC Specifications
Logic Low Input
Supply Current
Logic High Input
Supply Current
Input Supply Current
Output Supply Current
Input Current
Logic High Output
Voltage
Logic Low Output
Voltage
5.5
-10
V
DD2
- 0.1
V
DD2
0.8 *V
DD2
V
DD2
- 0.5
0
0.5
20
23
80
3
0.1
1.0
40
40
I
O
= -20
µA,
V
I
= V
IH
1, 2
I
O
= -4 mA, V
I
= V
IH
I
O
= 20
µA,
V
I
= V
IL
I
O
= 4 mA, V
I
= V
IL
C
L
= 15 pF
CMOS Signal Levels
3, 7
3
Switching Specifications
Propagation Delay Time
t
PHL
to Logic Low Output
Propagation Delay Time
t
PLH
to Logic High Output
Pulse Width
PW
Data Rate
Pulse Width Distortion
PWD
|t
PHL
- t
PLH
|
Propagation Delay Skew
t
PSK
Output Rise Time
t
R
(10 - 90%)
Output Fall Time
t
F
(90 - 10%)
Common Mode
|CM
H
|
Transient Immunity at
Logic High Output
Common Mode
|CM
L
|
Transient Immunity at
Logic Low Output
Input Dynamic Power
C
PD1
Dissipation
Capacitance
Output Dynamic Power
C
PD2
Dissipation
Capacitance
ns
4
12.5
8
20
9
8
C
L
= 15 pF
CMOS Signal Levels
5, 9
6,
10
kV/µs V
I
= V
DD1
, V
O
>
0.8 V
DD1
,
V
CM
= 1000 V
V
I
= 0 V, V
O
> 0.8 V,
V
CM
= 1000 V
pF
7
MBd
ns
C
L
= 15 pF
CMOS Signal Levels
4, 8
5
6
10
20
10
20
60
8
10