欢迎访问ic37.com |
会员登录 免费注册
发布采购

T7121 参数 Datasheet PDF下载

T7121图片预览
型号: T7121
PDF下载: 下载PDF文件 查看货源
内容描述: T7121 HDLC接口ISDN [T7121 HDLC Interface for ISDN]
分类和应用: 综合业务数字网
文件页数/大小: 68 页 / 652 K
品牌: AGERE [ AGERE SYSTEMS ]
 浏览型号T7121的Datasheet PDF文件第13页浏览型号T7121的Datasheet PDF文件第14页浏览型号T7121的Datasheet PDF文件第15页浏览型号T7121的Datasheet PDF文件第16页浏览型号T7121的Datasheet PDF文件第18页浏览型号T7121的Datasheet PDF文件第19页浏览型号T7121的Datasheet PDF文件第20页浏览型号T7121的Datasheet PDF文件第21页  
Data Sheet  
April 1997  
T7121 HDLC Interface for ISDN (HIFI-64)  
Functional Description (continued)  
TLBIT = 1  
(R13) TRANSMITTER BIT MASK  
TBM7 TBM0  
(TRANSMIT LSB FIRST)  
DIRECTION OF TRANSMISSION  
FIRST BIT  
TIME-SLOT DATA  
TRANSMITTED  
0 0 0 0 0 0 1 1  
MSB  
BIT 7  
LSB  
BIT 0  
G
E
H
F
3 3 3 3 3 3 * G H  
1ST TIME SLOT  
2ND TIME SLOT  
a b c d e f g h  
TRANSMIT FIFO  
3 3 3 3 3 3 E F  
3 3 3 3 3 3 C D  
3 3 3 3 3 3 A B  
HDLC  
3RD TIME SLOT  
4TH TIME SLOT  
C
A
D
B
TRANSMITTER HDLC  
PROCESSES LSB FIRST  
*3 = 3-STATE.  
RLBIT = 1  
(RECEIVE LSB FIRST)  
(R12) RECEIVER BIT MASK  
FIRST BIT RECEIVED  
RBM7  
RBM0  
TIME-SLOT DATA  
H G X X X X X X*  
0 0 0 0 0 0 1 1  
MSB  
BIT 7  
LSB  
BIT 0  
H
F
G
E
1ST TIME SLOT  
2ND TIME SLOT  
a b c d e f g h  
RECEIVE FIFO  
F E X X X X X X  
D C X X X X X X  
B A X X X X X X  
HDLC  
3RD TIME SLOT  
4TH TIME SLOT  
D
B
C
A
RECEIVER HDLC  
EXPECTS LSB FIRST  
*X = DON'T CARE. THESE BITS  
ARE IGNORED BY THE RECEIVER.  
DIRECTION OF RECEPTION  
TLBIT = 0  
(TRANSMIT MSB FIRST)  
(R13) TRANSMITTER BIT MASK  
TBM7 TBM0  
DIRECTION OF TRANSMISSION  
FIRST BIT  
TIME-SLOT DATA  
H G 3 3 3 3 3 3*  
0 0 0 0 0 0 1 1  
TRANSMITTED  
1ST TIME SLOT  
2ND TIME SLOT  
MSB  
BIT 7  
LSB  
BIT 0  
G
E
H
F
a b c d e f g h  
TRANSMIT FIFO  
F E 3 3 3 3 3 3  
D C 3 3 3 3 3 3  
B A 3 3 3 3 3 3  
HDLC  
3RD TIME SLOT  
4TH TIME SLOT  
C
A
D
B
TRANSMITTER HDLC  
PROCESSES LSB FIRST  
*3 = 3-STATE.  
RLBIT = 0  
(RECEIVE MSB FIRST)  
(R12) RECEIVER BIT MASK  
FIRST BIT RECEIVED  
RBM7  
RBM0  
TIME-SLOT DATA  
X*X X X X X G H  
0 0 0 0 0 0 1 1  
MSB  
BIT 7  
LSB  
BIT 0  
H
F
G
E
1ST TIME SLOT  
2ND TIME SLOT  
a b c d e f g h  
RECEIVE FIFO  
X X X X X X E F  
X X X X X X C D  
X X X X X X A B  
HDLC  
3RD TIME SLOT  
4TH TIME SLOT  
D
B
C
A
RECEIVER HDLC  
EXPECTS LSB FIRST  
*X = DON'T CARE. THESE BITS  
ARE IGNORED BY THE RECEIVER.  
DIRECTION OF RECEPTION  
Note: abcdefgh are not the same as ABCDEFGH due to HDLC processing.  
5-5034  
Figure 8. 16 kbits/s Operation  
Lucent Technologies Inc.  
17