欢迎访问ic37.com |
会员登录 免费注册
发布采购

ADV7179BCPZ-REEL2 参数 Datasheet PDF下载

ADV7179BCPZ-REEL2图片预览
型号: ADV7179BCPZ-REEL2
PDF下载: 下载PDF文件 查看货源
内容描述: 芯片级PAL / NTSC视频编码器,高级电源管理 [Chip Scale PAL/NTSC Video Encoder with Advanced Power Management]
分类和应用: 编码器
文件页数/大小: 52 页 / 550 K
品牌: AD [ ANALOG DEVICES ]
 浏览型号ADV7179BCPZ-REEL2的Datasheet PDF文件第1页浏览型号ADV7179BCPZ-REEL2的Datasheet PDF文件第2页浏览型号ADV7179BCPZ-REEL2的Datasheet PDF文件第3页浏览型号ADV7179BCPZ-REEL2的Datasheet PDF文件第4页浏览型号ADV7179BCPZ-REEL2的Datasheet PDF文件第6页浏览型号ADV7179BCPZ-REEL2的Datasheet PDF文件第7页浏览型号ADV7179BCPZ-REEL2的Datasheet PDF文件第8页浏览型号ADV7179BCPZ-REEL2的Datasheet PDF文件第9页  
ADV7174/ADV7179
2.8 V TIMING SPECIFICATIONS
V
AA
= 2.8 V, V
REF
= 1.235 V, R
SET
= 150 Ω. All specifications T
MIN
to T
MAX 1
Table 2.
Parameter
MPU PORT
SCLOCK Frequency
SCLOCK High Pulse Width, t
1
SCLOCK Low Pulse Width, t
2
Hold Time (Start Condition), t
3
Setup Time (Start Condition), t
4
Data Setup Time, t
5
SDATA, SCLOCK Rise Time, t
6
SDATA, SCLOCK Fall Time, t
7
Setup Time (Stop Condition), t
8
ANALOG OUTPUTS
Analog Output Delay
DAC Analog Output Skew
CLOCK CONTROL AND PIXEL PORT
f
CLOCK
Clock High Time, t
9
Clock Low Time, t
10
Data Setup Time, t
11
Data Hold Time, t
12
Control Setup Time, t
11
Control Hold Time, t
12
Digital Output Access Time, t
13
Digital Output Hold Time, t
Pipeline Delay, t
PD 5
TELETEXT
Digital Output Access Time, t
16
Data Setup Time, t
17
Data Hold Time, t
18
RESET CONTROL
RESET Low Time
1
2
Conditions
Min
0
0.6
1.3
0.6
0.6
100
Typ
Max
400
Unit
kHz
μs
μs
μs
μs
ns
ns
ns
μs
ns
ns
MHz
ns
ns
ns
ns
ns
ns
ns
ns
Clock Cycles
ns
ns
ns
ns
After this period the first clock is generated
Relevant for repeated start condition
300
300
0.6
7
0
27
8
8
3.5
4
4
3
12
8
48
23
2
6
6
Temperature range T
MIN
to T
MAX
: –20°C to +85°C.
TTL input values are 0 V to 2.8 V, with input rise/fall times −3 ns, measured between the 10% and 90% points. Timing reference points at 50% for inputs and outputs.
Analog output load –10 pF.
3
Guaranteed by characterization.
4
Output delay measured from the 50% point of the rising edge of CLOCK to the 50% point of full-scale transition.
5
See Figure 60.
6
Teletext Port consists of the following:
Teletext Output: TTXREQ
Teletext Input: TTX
Rev. B | Page 5 of 52