欢迎访问ic37.com |
会员登录 免费注册
发布采购

ADV7171KSUZ-REEL 参数 Datasheet PDF下载

ADV7171KSUZ-REEL图片预览
型号: ADV7171KSUZ-REEL
PDF下载: 下载PDF文件 查看货源
内容描述: 数字PAL / NTSC视频编码器 [Digital PAL/NTSC Video Encoder]
分类和应用: 转换器色度信号转换器消费电路商用集成电路编码器
文件页数/大小: 64 页 / 865 K
品牌: ADI [ ADI ]
 浏览型号ADV7171KSUZ-REEL的Datasheet PDF文件第7页浏览型号ADV7171KSUZ-REEL的Datasheet PDF文件第8页浏览型号ADV7171KSUZ-REEL的Datasheet PDF文件第9页浏览型号ADV7171KSUZ-REEL的Datasheet PDF文件第10页浏览型号ADV7171KSUZ-REEL的Datasheet PDF文件第12页浏览型号ADV7171KSUZ-REEL的Datasheet PDF文件第13页浏览型号ADV7171KSUZ-REEL的Datasheet PDF文件第14页浏览型号ADV7171KSUZ-REEL的Datasheet PDF文件第15页  
ADV7170/ADV7171  
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS  
44 43 42 41 40 39 38 37 36 35 34  
1
33  
32  
31  
30  
29  
28  
27  
26  
25  
24  
23  
V
V
REF  
AA  
PIN 1  
2
3
P5  
DAC A  
DAC B  
P6  
P7  
P8  
P9  
4
ADV7170/ADV7171  
V
AA  
MQFP/TQFP  
5
GND  
6
V
TOP VIEW  
(Not to Scale)  
AA  
7
P10  
P11  
DAC D  
DAC C  
COMP  
8
9
P12  
10  
11  
GND  
SDATA  
SCLOCK  
V
AA  
12 13 14 15 16 17 18 19 20 21 22  
Figure 5. Pin Configuration  
Table 9. Pin Function Descriptions  
Input/  
Output Description  
Pin No.  
1, 11, 20, 28, 30  
2 to 9, 12 to 14,  
38 to 42  
Mnemonic  
VAA  
P15 to P0  
P
I
Power Supply (3 V to 5 V).  
8-Bit 4:2:2 Multiplexed YCrCb Pixel Port (P7 to P0) or 16-Bit YCrCb Pixel Port (P15 to P0).  
P0 represents the LSB.  
10, 19, 21, 29, 43  
15  
GND  
HSYNC  
G
I/O  
Ground Pin.  
HSYNC  
(Mode 1 and Mode 2) Control Signal. This pin may be configured to output (master  
mode) or accept (slave mode) sync signals.  
VSYNC  
16  
17  
VSYNC I/O  
I/O  
FIELD/  
Dual Function FIELD (Mode 1) and  
(Mode 2) Control Signal. This pin may be  
configured to output (master mode) or accept (slave mode) these control signals.  
Video Blanking Control Signal. The pixel inputs are ignored when this is Logic Level 0. This  
signal is optional.  
BLANK  
18  
22  
ALSB  
RESET  
I
I
TTLAddress Input. This signal sets up the LSB of the MPU address.  
The input resets the on-chip timing generator and sets the ADV7170/ADV7171 into default  
mode. This is NTSC operation, Timing Slave Mode 0, 8-bit operation, 2 × composite and  
S-Video out, and DAC B powered on and DAC D powered off.  
23  
24  
25  
SCLOCK  
SDATA  
COMP  
I
MPU Port Serial Interface Clock Input.  
MPU Port Serial Data Input/Output.  
Compensation Pin. Connect a 0.1 μF capacitor from COMP to VAA. For optimum dynamic  
performance in low power mode, the value of the COMP capacitor can be lowered to as low  
as 2.2 nF.  
I/O  
O
26  
27  
31  
32  
DAC C  
DAC D  
DAC B  
DAC A  
O
O
O
O
RED/S-Video C/V Analog Output.  
GREEN/S-Video Y/Y Analog Output.  
BLUE/Composite/U Analog Output.  
PAL/NTSC Composite Video Output. Full-scale output is 180 IRE (1286 mV) for NTSC and  
1300 mV for PAL.  
33  
34  
VREF  
RSET  
I/O  
I
Voltage Reference Input for DACs or Voltage Reference Output (1.235 V).  
A 150 Ω resistor connected from this pin to GND is used to control full-scale amplitudes  
of the video signals.  
Rev. C | Page 11 of 64  
 
 复制成功!