欢迎访问ic37.com |
会员登录 免费注册
发布采购

ADV7127KRU140 参数 Datasheet PDF下载

ADV7127KRU140图片预览
型号: ADV7127KRU140
PDF下载: 下载PDF文件 查看货源
内容描述: [PARALLEL, WORD INPUT LOADING, 10-BIT DAC, PDSO24, TSSOP-24]
分类和应用: 输入元件光电二极管转换器
文件页数/大小: 19 页 / 421 K
品牌: AD [ ANALOG DEVICES ]
 浏览型号ADV7127KRU140的Datasheet PDF文件第3页浏览型号ADV7127KRU140的Datasheet PDF文件第4页浏览型号ADV7127KRU140的Datasheet PDF文件第5页浏览型号ADV7127KRU140的Datasheet PDF文件第6页浏览型号ADV7127KRU140的Datasheet PDF文件第8页浏览型号ADV7127KRU140的Datasheet PDF文件第9页浏览型号ADV7127KRU140的Datasheet PDF文件第10页浏览型号ADV7127KRU140的Datasheet PDF文件第11页  
ADV7127
3.3 V TIMING SPECIFICATIONS
Data Sheet
V
AA
= 3.0 V to 3.6 V,
1
V
REF
= 1.235 V, R
SET
= 560 Ω. All specifications T
MIN
to T
MAX
,
2
unless otherwise noted. T
J MAX
= 110°C.
Table 4.
Parameter
3
ANALOG OUTPUTS
Delay
Rise/Fall Time
4
Transition Time
5
Skew
6
CLOCK CONTROL
7
Symbol
t
6
t
7
t
8
t
9
f
CLK
Min
Typ
7.5
1.0
15
1
Max
Unit
ns
ns
ns
ns
MHz
MHz
MHz
ns
ns
ns
ns
ns
ns
ns
ns
ns
Clock cycles
ns
ns
Test Conditions/Comments
2
50
140
240
Not shown in Figure 2
50 MHz grade
140 MHz grade
240 MHz grade
Data and Control
Setup
6
Hold
6
Clock Period
6
Clock Pulse Width
High
t
1
t
2
t
3
t
4
t
4 6
t
4 6
t
5
t
5
t
5
t
PD
t
10
t
11
1.5
2.5
2.5
1.1
2.85
8.0
1.4
2.85
8.0
1.0
f
MAX
= 240 MHz
f
MAX
= 240 MHz
f
MAX
= 140 MHz
f
MAX
= 50 MHz
f
MAX
= 240 MHz
f
MAX
= 140 MHz
f
MAX
= 50 MHz
Not shown in Figure 2
Not shown in Figure 2
Not shown in Figure 2
Low
6
Pipeline Delay
6
Up Time
PSAVE
6
PDOWN
1
2
1.0
4
320
1.0
10
The values stated in Table 4 were obtained using V
AA
in the range of 3.0 V to 3.6 V.
Temperature range: T
MIN
to T
MAX
: −40°C to +85°C at 50 MHz and 140 MHz, and 0°C to 70°C at 240 MHz.
3
Timing specifications are measured with input levels of 3.0 V (V
IH
) and 0 V (V
IL
) for both 5 V and 3.3 V supplies.
4
Rise time was measured from the 10% to 90% point of zero to full-scale transition, and fall time from the 90% to 10% point of a full-scale transition.
5
Measured from 50% point of full-scale transition to 2% of final value.
6
Guaranteed by characterization.
7
f
CLK
maximum specification production tested at 125 MHz and 3.3 V. Limits specified in Table 4 are guaranteed by characterization.
t
3
t
4
CLOCK
t
5
t
2
DIGITAL INPUTS
D9 TO D0
DATA
t
1
ANALOG OUTPUTS
I
OUT
, I
OUT
t
8
t
6
t
7
Figure 2. Timing Diagram
Rev. A | Page 6 of 18
14959-002
NOTES
1. OUTPUT DELAY (
t
6
) MEASURED FROM THE 50% POINT OF THE RISING
EDGE OF CLOCK TO THE 50% POINT OF FULL-SCALE TRANSITION.
2. OUTPUT RISE/FALL TIME (
t
7
) MEASURED BETWEEN THE 10% AND
90% POINTS OF FULL-SCALE TRANSITION.
3. TRANSITION TIME (
t
8
) MEASURED FROM THE 50% POINT OF FULL-SCALE
TRANSITION TO WITHIN 2% OF THE FINAL OUTPUT VALUE.