欢迎访问ic37.com |
会员登录 免费注册
发布采购

ADV7127KRU140 参数 Datasheet PDF下载

ADV7127KRU140图片预览
型号: ADV7127KRU140
PDF下载: 下载PDF文件 查看货源
内容描述: [PARALLEL, WORD INPUT LOADING, 10-BIT DAC, PDSO24, TSSOP-24]
分类和应用: 输入元件光电二极管转换器
文件页数/大小: 19 页 / 421 K
品牌: AD [ ANALOG DEVICES ]
 浏览型号ADV7127KRU140的Datasheet PDF文件第1页浏览型号ADV7127KRU140的Datasheet PDF文件第2页浏览型号ADV7127KRU140的Datasheet PDF文件第3页浏览型号ADV7127KRU140的Datasheet PDF文件第4页浏览型号ADV7127KRU140的Datasheet PDF文件第6页浏览型号ADV7127KRU140的Datasheet PDF文件第7页浏览型号ADV7127KRU140的Datasheet PDF文件第8页浏览型号ADV7127KRU140的Datasheet PDF文件第9页  
ADV7127
3.3 V ELECTRICAL CHARACTERISTICS
Data Sheet
V
AA
= 3.0 V to 3.6 V, V
REF
= 1.235 V, R
SET
= 560 Ω, C
L
= 10 pF. All specifications T
MIN
to T
MAX
,
1
unless otherwise noted. T
J MAX
= 110°C.
Table 2.
Parameter
2
STATIC PERFORMANCE
Resolution (Each DAC)
Integral Nonlinearity (INL)
Differential Nonlinearity
DIGITAL AND CONTROL INPUTS
Input Voltage
High
Low
PDOWN Input Voltage
High
Low
Input Current
PSAVE Pull-Up Current
Input Capacitance
ANALOG OUTPUTS
Output Current
Output Compliance Range
Output Impedance
Output Capacitance
Offset Error
Gain Error
3
VOLTAGE REFERENCE (EXTERNAL)
Reference Range
VOLTAGE REFERENCE (INTERNAL)
Reference Range
POWER DISSIPATION
Supply Current
Digital
4
Symbol
Min
Typ
Max
10
+1
+1
Unit
Bits
LSB
LSB
Test Conditions/Comments
R
SET
= 680 Ω
–1
–1
+0.5
+0.25
V
IH
V
IL
2.0
0.8
2.1
0.6
V
V
V
V
μA
μA
pF
mA
V
pF
% FSR
% FSR
V
V
I
IN
C
IN
–1
20
10
2.0
0
70
10
0
0
1.12
1.235
1.235
+1
V
IN
= 0.0 V or V
DD
V
OC
R
OUT
C
OUT
18.5
1.4
0
Tested with DAC output = 0 V
FSR = 17.62 mA
V
REF
V
REF
1.35
Analog
Standby
PDOWN
Power Supply Rejection Ratio
1
2
PSRR
1
2.5
4
22
5
2.6
20
0.1
2
4.5
6
25
3
0.5
mA
mA
mA
mA
mA
mA
μA
%/%
f
CLK
= 50 MHz
f
CLK
= 140 MHz
f
CLK
= 240 MHz
R
SET
= 560 Ω
R
SET
= 4933 Ω
PSAVE = low, digital and control inputs at V
DD
Temperature range T
MIN
to T
MAX
: −40°C to +85°C at 50 MHz and 140 MHz and 0°C to 70°C at 240 MHz.
These maximum/minimum specifications are guaranteed by characterization to be over 3.0 V to 3.6 V range.
3
Gain error = ((Measured (FSC)/Ideal (FSC) − 1) × 100), where Ideal = V
REF
/R
SET
× K × (0x3FF) and K = 7.9896.
4
The digital supply is measured with a continuous clock, with data input corresponding to a ramp pattern, and with an input level at 0 V and V
DD
.
Rev. A | Page 4 of 18