欢迎访问ic37.com |
会员登录 免费注册
发布采购

ADSP-BF532SBBC400 参数 Datasheet PDF下载

ADSP-BF532SBBC400图片预览
型号: ADSP-BF532SBBC400
PDF下载: 下载PDF文件 查看货源
内容描述: Blackfin嵌入式处理器 [Blackfin Embedded Processor]
分类和应用: 外围集成电路时钟
文件页数/大小: 64 页 / 2420 K
品牌: AD [ ANALOG DEVICES ]
 浏览型号ADSP-BF532SBBC400的Datasheet PDF文件第10页浏览型号ADSP-BF532SBBC400的Datasheet PDF文件第11页浏览型号ADSP-BF532SBBC400的Datasheet PDF文件第12页浏览型号ADSP-BF532SBBC400的Datasheet PDF文件第13页浏览型号ADSP-BF532SBBC400的Datasheet PDF文件第15页浏览型号ADSP-BF532SBBC400的Datasheet PDF文件第16页浏览型号ADSP-BF532SBBC400的Datasheet PDF文件第17页浏览型号ADSP-BF532SBBC400的Datasheet PDF文件第18页  
ADSP-BF531/ADSP-BF532/ADSP-BF533
As shown in
the core clock (CCLK) and system
peripheral clock (SCLK) are derived from the input clock
(CLKIN) signal. An on-chip PLL is capable of multiplying the
CLKIN signal by a user programmable 0.5 to 64 multiplica-
tion factor (bounded by specified minimum and maximum
VCO frequencies). The default multiplier is 10, but it can be
modified by a software instruction sequence. On-the-fly
frequency changes can be effected by simply writing to the
PLL_DIV register.
“FINE” ADJUSTMENT
REQUIRES PLL SEQUENCING
“COARSE” ADJUSTMENT
ON-THE-FLY
Table 7. Core Clock Ratios
Example Frequency Ratios
(MHz)
Divider Ratio
VCO/CCLK
VCO
CCLK
1:1
300
300
2:1
300
150
4:1
400
100
8:1
200
25
Signal Name
CSEL1–0
00
01
10
11
BOOTING MODES
The ADSP-BF531/ADSP-BF532/ADSP-BF533 processors have
two mechanisms (listed in
for automatically loading
internal L1 instruction memory after a reset. A third mode is
provided to execute from external memory, bypassing the boot
sequence.
Table 8. Booting Modes
÷ 1, 2, 4, 8
CLKIN
PLL
0.5u to 64u
CCLK
VCO
÷ 1 to 15
SCLK
SCLK
d
CCLK
SCLK
d
133 MHz
Figure 9. Frequency Modification Methods
All on-chip peripherals are clocked by the system clock (SCLK).
The system clock frequency is programmable by means of the
SSEL3–0 bits of the PLL_DIV register. The values programmed
into the SSEL fields define a divide ratio between the PLL output
(VCO) and the system clock. SCLK divider values are 1 through
15.
illustrates typical system clock ratios.
Table 6. Example System Clock Ratios
Example Frequency Ratios
(MHz)
Divider Ratio
VCO/SCLK
VCO
SCLK
1:1
100
100
5:1
400
80
10:1
500
50
BMODE1–0 Description
00
Execute from 16-bit external memory (bypass
boot ROM)
01
Boot from 8-bit or 16-bit FLASH
10
Boot from serial master connected to SPI
11
Boot from serial slave EEPROM/flash (8-,16-, or 24-
bit address range, or Atmel AT45DB041,
AT45DB081, or AT45DB161serial flash)
The BMODE pins of the reset configuration register, sampled
during power-on resets and software-initiated resets, imple-
ment the following modes:
• Execute from 16-bit external memory – Execution starts
from address 0x2000 0000 with 16-bit packing. The boot
ROM is bypassed in this mode. All configuration settings
are set for the slowest device possible (3-cycle hold time;
15-cycle R/W access times; 4-cycle setup).
• Boot from 8-bit or 16-bit external flash memory – The flash
boot routine located in boot ROM memory space is set up
using asynchronous Memory Bank 0. All configuration set-
tings are set for the slowest device possible (3-cycle hold
time; 15-cycle R/W access times; 4-cycle setup).
• Boot from SPI serial EEPROM/flash (8-, 16-, or 24-bit
addressable, or Atmel AT45DB041, AT45DB081, or
AT45DB161) – The SPI uses the PF2 output pin to select a
single SPI EEPROM/flash device, submits a read command
and successive address bytes (0x00) until a valid 8-, 16-, or
24-bit addressable EEPROM/flash device is detected, and
begins clocking data into the processor at the beginning of
L1 instruction memory.
• Boot from SPI serial master – The Blackfin processor oper-
ates in SPI slave mode and is configured to receive the bytes
of the LDR file from an SPI host (master) agent. To hold off
the host device from transmitting while the boot ROM is
busy, the Blackfin processor asserts a GPIO pin, called host
wait (HWAIT), to signal the host device not to send any
Signal Name
SSEL3–0
0001
0101
1010
The maximum frequency of the system clock is f
SCLK
. The divi-
sor ratio must be chosen to limit the system clock frequency to
its maximum of f
SCLK
. The SSEL value can be changed dynami-
cally without any PLL lock latencies by writing the appropriate
values to the PLL divisor register (PLL_DIV). When the SSEL
value is changed, it affects all of the peripherals that derive their
clock signals from the SCLK signal.
The core clock (CCLK) frequency can also be dynamically
changed by means of the CSEL1–0 bits of the PLL_DIV register.
Supported CCLK divider ratios are 1, 2, 4, and 8, as shown in
This programmable core clock capability is useful for
fast core frequency modifications.
Rev. H
| Page 14 of 64 | January 2011