ADE7761A
Parameter
LOGIC INPUTS
5
PGA, SCF, S1, and S0
Input High Voltage, V
INH
Input Low Voltage, V
INL
Input Current, I
IN
Input Capacitance, C
IN
LOGIC OUTPUTS
CF, REVP, and FAULT
Output High Voltage, V
OH
Output Low Voltage, V
OH
F1 and F2
Output High Voltage, V
OH
Output Low Voltage, V
OH
POWER SUPPLY
V
DD
V
DD
1
2
Value
Unit
Test Conditions/Comments
2.4
0.8
±3
10
V, min
V, max
μA, max
pF, max
V
DD
= 5 V ± 5%
V
DD
= 5 V ± 5%
Typical 10 nA, V
IN
= 0 V to V
DD
4
1
4
1
4.75
5.25
3
V, min
V, max
V, min
V, max
V, min
V, max
mA, max
V
DD
= 5 V ± 5%
V
DD
= 5 V ± 5%
V
DD
= 5 V ± 5%, I
SOURCE
= 10 mA
V
DD
= 5 V ± 5%, I
SINK
= 10 mA
For specified performance
5 V − 5%
5 V + 5%
See plots in the Typical Performance Characteristics section.
See the Terminology section for explanation of specifications.
3
See the Fault Detection section for explanation of fault detection functionality.
4
See the Missing Neutral Detection section for explanation of missing neutral detection functionality.
5
Sample tested during initial release and after any redesign or process change that might affect this parameter.
TIMING CHARACTERISTICS
V
DD
= 5 V ± 5%, AGND = DGND = 0 V, on-chip reference, on-chip oscillator, T
MIN
to T
MAX
= −40°C to +85°C. Sample tested during
initial release and after any redesign or process change that might affect this parameter. See Figure 2.
Table 2.
Parameter
t
1 1
t
2
t
3
t
t
5
t
6
1
Value
120
See Table 7
1/2 t
2
90
See Table 8
CLKIN/4
Unit
ms
s
s
ms
s
s
Test Conditions/Comments
F1 and F2 Pulse Width (Logic High).
Output Pulse Period. See the Transfer Function section.
Time Between F1 Falling Edge and F2 Falling Edge.
CF Pulse Width (Logic High).
CF Pulse Period. See the Transfer Function section.
Minimum Time Between F1 and F2 Pulse.
The pulse widths of F1, F2, and CF are not fixed for higher output frequencies. See the Transfer Function section.
t
1
F1
t
6
F2
t
2
t
3
05040-002
t
4
CF
t
5
Figure 2. Timing Diagram for Frequency Outputs
Rev. 0 | Page 4 of 24
AD [ ANALOG DEVICES ]
