欢迎访问ic37.com |
会员登录 免费注册
发布采购

AD9803JST 参数 Datasheet PDF下载

AD9803JST图片预览
型号: AD9803JST
PDF下载: 下载PDF文件 查看货源
内容描述: CCD信号处理器,用于电子相机 [CCD Signal Processor For Electronic Cameras]
分类和应用: 电子
文件页数/大小: 19 页 / 181 K
品牌: AD [ ANALOG DEVICES ]
 浏览型号AD9803JST的Datasheet PDF文件第3页浏览型号AD9803JST的Datasheet PDF文件第4页浏览型号AD9803JST的Datasheet PDF文件第5页浏览型号AD9803JST的Datasheet PDF文件第6页浏览型号AD9803JST的Datasheet PDF文件第8页浏览型号AD9803JST的Datasheet PDF文件第9页浏览型号AD9803JST的Datasheet PDF文件第10页浏览型号AD9803JST的Datasheet PDF文件第11页  
AD9803
PIN CONFIGURATION
ADVSS
CMLEVEL
36
ADCIN
35
AUXCONT
34
AUXIN
33
ACVDD
32
CLPBYP
31
ACVSS
30
PGACONT2
29
PGACONT1
28
CCDBYP1
27
PIN
26
DIN
25
CCDBYP2
13 14 15 16 17 18 19 20 21 22 23 24
SUBST
SDATA
48 47 46 45 44 43 42 41 40 39 38 37
NC
1
(LSB) D0
2
D1
3
D2
4
D3
5
D4
6
D5
7
D6
8
D7
9
D8
10
(MSB) D9
11
DRVDD
12
PIN 1
IDENTIFIER
AD9803
TOP VIEW
(Not to Scale)
DAC2
SL
DAC1
SHD
VRB
SCK
VRT
ADCCLK
CLPDM
DRVSS
ACLP
DVDD
PBLK
VTRBYP
ADVDD
STBY
DVSS
NC = NO CONNECT
PIN FUNCTION DESCRIPTIONS
P
in #
1, 24
2–11
12
13
14
15
16
17
18
19
20
21
22
23
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
Pin Name
NC
D0–D9
DRVDD
DRVSS
DVSS
ACLP
ADCCLK
DVDD
STBY
PBLK
CLPOB
SHP
SHD
CLPDM
CCDBYP2
DIN
PIN
CCDBYP1
PGACONT1
PGACONT2
ACVSS
CLPBYP
ACVDD
AUXIN
AUXCONT
ADCIN
CMLEVEL
VTRBYP
DAC1
DAC2
SL
SCK
ADVDD
SDATA
ADVSS
SUBST
VRB
VRT
Type
DO
P
P
P
P
DI
P
DI
DI
DI
DI
DI
DI
AO
AI
AI
AO
AI
AI
P
AO
P
AI
AI
AI
AO
AO
AO
AO
DI
DI
P
DI
P
P
AO
AO
Description (See Figures 37 and 38 for Circuit Configurations)
No Connect (Should be Left Floating or Tied to Ground)
Digital Data Outputs
Digital Driver Supply (3 V)
Digital Driver Ground
Digital Ground
AUX-MODE/ADC-MODE Clamp
ADC Sample Clock Input
Digital Supply (3 V)
Power-Down Mode (Active Hi/Internal Pull-Down). Enables Reference Stand-By Mode.
Pixel Blanking
Black Level Restore Clamp
CCD Reference Sample Clock Input
CCD Data Sample Clock Input
Input Clamp
CDS Ground Bypass (0.1
µF
to Ground)
CDS Negative Input (Tie to Pin 27 and AC-Couple to CCD Input Signal)
CDS Positive Input (See Above)
CDS Ground Bypass (0.1
µF
to Ground)
PGA Coarse Gain Analog Control
PGA Fine Gain Analog Control
Analog Ground
Bias Bypass (0.1
µF
to Ground)
Analog Supply (3 V)
AUX-MODE Input
AUX-MODE PGA Gain Analog Control
ADC-MODE Input
Common-Mode Level (0.1
µF
to Ground)
Bias Bypass (0.1
µF
to Ground)
DAC1 Output
DAC2 Output
Serial I/F Load Signal
Serial I/F Clock
Analog Supply (3 V)
Serial I/F Input Data
Analog Ground
Analog Ground
Bottom Reference (0.1
µF
to Ground and 1
µF
to VRT)
Top Reference (0.1
µF
to Ground)
NOTE
Type: AI = Analog Input, AO = Analog Output, DI = Digital Input, DO = Digital Output, P = Power.
REV. 0
–7–
CLPOB
SHP
NC