欢迎访问ic37.com |
会员登录 免费注册
发布采购

AD9767AST 参数 Datasheet PDF下载

AD9767AST图片预览
型号: AD9767AST
PDF下载: 下载PDF文件 查看货源
内容描述: 14位, 125 MSPS双通道TxDAC + D / A转换器 [14-Bit, 125 MSPS Dual TxDAC+ D/A Converter]
分类和应用: 转换器
文件页数/大小: 27 页 / 469 K
品牌: AD [ ANALOG DEVICES ]
 浏览型号AD9767AST的Datasheet PDF文件第6页浏览型号AD9767AST的Datasheet PDF文件第7页浏览型号AD9767AST的Datasheet PDF文件第8页浏览型号AD9767AST的Datasheet PDF文件第9页浏览型号AD9767AST的Datasheet PDF文件第11页浏览型号AD9767AST的Datasheet PDF文件第12页浏览型号AD9767AST的Datasheet PDF文件第13页浏览型号AD9767AST的Datasheet PDF文件第14页  
AD9767
GAINCTRL MODE
The AD9767 allows the gain of each channel to be indepen-
dently set by connecting one R
SET
resistor to FSADJ1 and an-
other R
SET
resistor to FSADJ2. To add flexibility and reduce
system cost, a single R
SET
resistor can be used to set the gain of
both channels simultaneously.
When GAINCTRL is low (i.e., connected to AGND), the inde-
pendent channel gain control mode using two resistors is enabled.
In this mode, individual R
SET
resistors should be connected to
FSADJ1 and FSADJ2. When GAINCTRL is high (i.e., con-
nected to AVDD), the master/slave channel gain control mode
using one resistor is enabled. In this mode, a single R
SET
resistor
is connected to FSADJ1 and the resistor on FSADJ2 must be
removed.
NOTE: Only parts with date code of 9930 or later have the
Master/Slave GAINCTRL function. For parts with a date code
before 9930, Pin 42 must be connected to AGND, and the part
will operate in the two resistor, independent gain control mode.
REFERENCE CONTROL AMPLIFIER
The two current outputs will typically drive a resistive load di-
rectly or via a transformer. If dc coupling is required, I
OUTA
and
I
OUTB
should be directly connected to matching resistive loads,
R
LOAD
, that are tied to analog common, ACOM. Note, R
LOAD
may represent the equivalent load resistance seen by I
OUTA
or
I
OUTB
as would be the case in a doubly terminated 50
or
75
cable. The single-ended voltage output appearing at the
I
OUTA
and I
OUTB
nodes is simply:
V
OUTA
=
I
OUTA
×
R
LOAD
V
OUTB
=
I
OUTB
×
R
LOAD
(5)
(6)
Note the full-scale value of V
OUTA
and V
OUTB
should not exceed
the specified output compliance range to maintain specified
distortion and linearity performance.
V
DIFF
= (I
OUTA
– I
OUTB
)
×
R
LOAD
(7)
Substituting the values of I
OUTA
, I
OUTB
and I
REF
; V
DIFF
can be
expressed as:
V
DIFF
= {(2
×
DAC CODE
– 16383)/16384}
×
(32
×
R
LOAD
/R
SET
)
×
V
REFIO
(8)
Both of the DACs in the AD9767 contain a control amplifier
that is used to regulate the full-scale output current, I
OUTFS
.
The control amplifier is configured as a V-I converter as shown
in Figure 21, so that its current output, I
REF
, is determined
by the ratio of the V
REFIO
and an external resistor, R
SET
, as
stated in Equation 4. I
REF
is copied to the segmented current
sources with the proper scale factor to set I
OUTFS
as stated in
Equation 3.
The control amplifier allows a wide (10:1) adjustment span of
I
OUTFS
from 2 mA to 20 mA by setting I
REF
between 62.5
µA
and 625
µA.
The wide adjustment range of I
OUTFS
provides
several benefits. The first relates directly to the power dissipa-
tion of the AD9767, which is proportional to I
OUTFS
(refer to
the Power Dissipation section). The second relates to the 20 dB
adjustment, which is useful for system gain control purposes.
The small signal bandwidth of the reference control amplifier is
approximately 500 kHz and can be used for low frequency,
small signal multiplying applications.
DAC TRANSFER FUNCTION
These last two equations highlight some of the advantages of
operating the AD9767 differentially. First, the differential opera-
tion will help cancel common-mode error sources associated
with I
OUTA
and I
OUTB
such as noise, distortion and dc offsets.
Second, the differential code dependent current and subsequent
voltage, V
DIFF
, is twice the value of the single-ended voltage
output (i.e., V
OUTA
or V
OUTB
), thus providing twice the signal
power to the load.
Note, the gain drift temperature performance for a single-ended
(V
OUTA
and V
OUTB
) or differential output (V
DIFF
) of the AD9767
can be enhanced by selecting temperature tracking resistors for
R
LOAD
and R
SET
due to their ratiometric relationship as shown in
Equation 8.
ANALOG OUTPUTS
Both DACs in the AD9767 provide complementary current
outputs, I
OUTA
and I
OUTB
. I
OUTA
will provide a near full-scale
current output, I
OUTFS
, when all bits are high (i.e., DAC CODE
= 16383) while I
OUTB
, the complementary output, provides no
current. The current output appearing at I
OUTA
and I
OUTB
is
a function of both the input code and I
OUTFS
and can be
expressed as:
I
OUTA
= (DAC
CODE
/16384)
×
I
OUTFS
I
OUTB
= (16383 –
DAC CODE)/16384)
×
I
OUTFS
(1)
(2)
The complementary current outputs in each DAC, I
OUTA
and
I
OUTB
, may be configured for single-ended or differential opera-
tion. I
OUTA
and I
OUTB
can be converted into complementary
single-ended voltage outputs, V
OUTA
and V
OUTB
, via a load resis-
tor, R
LOAD
, as described in the DAC Transfer Function section
by Equations 5 through 8. The differential voltage, V
DIFF
,
existing between V
OUTA
and V
OUTB
can also be converted to a
single-ended voltage via a transformer or differential amplifier
configuration. The ac performance of the AD9767 is optimum
and specified using a differential transformer coupled output in
which the voltage swing at I
OUTA
and I
OUTB
is limited to
±
0.5 V.
If a single-ended unipolar output is desirable, I
OUTA
should be
selected.
The distortion and noise performance of the AD9767 can be
enhanced when it is configured for differential operation. The
common-mode error sources of both I
OUTA
and I
OUTB
can be
significantly reduced by the common-mode rejection of a trans-
former or differential amplifier. These common-mode error
sources include even-order distortion products and noise. The
enhancement in distortion performance becomes more signifi-
cant as the frequency content of the reconstructed waveform
increases. This is due to the first order cancellation of various
dynamic common-mode distortion mechanisms, digital feed-
through and noise.
where
DAC CODE
= 0 to 16383 (i.e., Decimal Representation).
As previously mentioned, I
OUTFS
is a function of the reference
current I
REF
, which is nominally set by a reference voltage,
V
REFIO
and external resistor R
SET
. It can be expressed as:
I
OUTFS
= 32
×
I
REF
where
I
REF
=
V
REFIO
/R
SET
(4)
(3)
–10–
REV. B