AD9200
DIFFERENTIAL INPUT OPERATION
The pipelined architecture of the AD9200 operates on both
rising and falling edges of the input clock. To minimize duty
cycle variations the recommended logic family to drive the clock
input is high speed or advanced CMOS (HC/HCT, AC/ACT)
logic. CMOS logic provides both symmetrical voltage threshold
levels and sufficient rise and fall times to support 20 MSPS
operation. The AD9200 is designed to support a conversion rate
of 20 MSPS; running the part at slightly faster clock rates may
be possible, although at reduced performance levels. Conversely,
some slight performance improvements might be realized by
clocking the AD9200 at slower clock rates.
The AD9200 will accept differential input signals. This function
may be used by shorting REFTS and REFBS and driving them
as one leg of the differential signal (the top leg is driven into
AIN). In the configuration below, the AD9200 is accepting a
1 V p-p signal. See Figure 29.
AD9200
2V
AIN
0.1F
1V
AVDD/2
REFTF
REFTS
0.1F
10F
0.1F
REFBS
VREF
S1
S2
ANALOG
INPUT
S4
REFBF
tC
S3
1.0F
0.1F
tCH
tCL
REFSENSE
MODE
INPUT
CLOCK
AVDD/2
25ns
DATA
OUTPUT
Figure 29. Differential Input
AD876 MODE OF OPERATION
The AD9200 may be dropped into the AD876 socket. This will
allow AD876 users to take advantage of the reduced power
consumption realized when running the AD9200 on a 3.0 V
analog supply.
DATA 1
Figure 31. Timing Diagram
The power dissipated by the output buffers is largely propor-
tional to the clock frequency; running at reduced clock rates
provides a reduction in power consumption.
Figure 30 shows the pin functions of the AD876 and AD9200.
The grounded REFSENSE pin and floating MODE pin effec-
tively put the AD9200 in the external reference mode. The
external reference input for the AD876 will now be placed on
the reference pins of the AD9200.
DIGITAL INPUTS AND OUTPUTS
Each of the AD9200 digital control inputs, THREE-STATE
and STBY are reference to analog ground. The clock is also
referenced to analog ground.
The format of the digital output is straight binary (see Figure
32). A low power mode feature is provided such that for STBY
= HIGH and the clock disabled, the static power of the AD9200
will drop below 5 mW.
The clamp controls will be grounded by the AD876 socket. The
AD9200 has a 3 clock cycle delay compared to a 3.5 cycle delay
of the AD876.
4V
OTR
AIN
AD9200
2V
REFTS
4V
2V
REFTF
0.1F
0.1F
10F
REFBF
0.1F
REFBS
NC
MODE
REFSENSE
AVDD
CLAMP
CLAMPIN
–FS+1LSB
+FS
OTR
VREF
0.1F
–FS
+FS–1LSB
Figure 32. Output Data Format
Figure 30. AD876 Mode
THREE-
STATE
tDHZ
tDEN
CLOCK INPUT
DATA
The AD9200 clock input is buffered internally with an inverter
powered from the AVDD pin. This feature allows the AD9200
to accommodate either +5 V or +3.3 V CMOS logic input sig-
nal swings with the input threshold for the CLK pin nominally
at AVDD/2.
(D0–D9)
HIGH
IMPEDANCE
Figure 33. Three-State Timing Diagram
REV. E
–15–
ADI [ ADI ]
