欢迎访问ic37.com |
会员登录 免费注册
发布采购

AD8551AR 参数 Datasheet PDF下载

AD8551AR图片预览
型号: AD8551AR
PDF下载: 下载PDF文件 查看货源
内容描述: 零漂移,单电源,轨到轨输入/输出运算放大器 [Zero-Drift, Single-Supply, Rail-to-Rail Input/Output Operational Amplifiers]
分类和应用: 运算放大器
文件页数/大小: 20 页 / 265 K
品牌: ADI [ ADI ]
 浏览型号AD8551AR的Datasheet PDF文件第12页浏览型号AD8551AR的Datasheet PDF文件第13页浏览型号AD8551AR的Datasheet PDF文件第14页浏览型号AD8551AR的Datasheet PDF文件第15页浏览型号AD8551AR的Datasheet PDF文件第16页浏览型号AD8551AR的Datasheet PDF文件第17页浏览型号AD8551AR的Datasheet PDF文件第18页浏览型号AD8551AR的Datasheet PDF文件第20页  
AD8551/AD8552/AD8554  
* VOLTAGE NOISE REFERENCE OF 42nV/rt(Hz)  
SPICE macro-model for the AD855x  
*
* AD8552 SPICE Macro-model  
VN1 80 98 0  
* Typical Values  
RN1 80 98 16.45E-3  
* 7/99, Ver. 1.0  
HN 81 98 VN1 42  
* TAM / ADSC  
RN2 81 98 1  
*
*
* Copyright 1999 by Analog Devices  
*
* INTERNAL VOLTAGE REFERENCE  
*
* Refer to “README.DOC” file for License  
* Statement. Use of this model indicates  
* your acceptance of the terms and  
* provisions in the License Statement.  
*
EREF 98 0 POLY(2) (99,0) (50,0) 0 .5 .5  
GSY 99 50 (99,50) 48E-6  
EVP 97 98 (99,50) 0.5  
EVN 51 98 (50,99) 0.5  
*
* Node Assignments  
* LHP ZERO AT 7MHz, POLE AT 50MHz  
*
noninverting input  
*
*
|
|
|
|
|
|
1
inverting input  
E1 32 98 POLY(2) (4,6) (11,12) 0 .5814 .5814  
*
|
|
|
|
|
2
positive supply  
R2 32 33 3.7E+3  
*
|
|
|
|
negative supply  
R3 33 98 22.74E+3  
*
|
|
|
output  
|
|
C3 32 33 1E-12  
*
*
*
* GAIN STAGE  
.SUBCKT AD8552  
99 50 45  
*
*
G1 98 30 (33,98) 22.7E-6  
R1 30 98 259.1E+6  
* INPUT STAGE  
*
CF 45 30 45.4E-12  
M1  
M2  
4
6
7
2
8
8
8 PIX L=1E-6 W=355.3E-6  
8 PIX L=1E-6 W=355.3E-6  
D3 30 97 DX  
D4 51 30 DX  
M3 11 7 10 10 NIX L=1E-6 W=355.3E-6  
M4 12 2 10 10 NIX L=1E-6 W=355.3E-6  
RC1 4 14 9E+3  
*
* OUTPUT STAGE  
*
RC2 6 16 9E+3  
M5 45 46 99 99 POX L=1E-6 W=1.111E-3  
M6 45 47 50 50 NOX L=1E-6 W=1.6E-3  
EG1 99 46 POLY(1) (98,30) 1.1936 1  
EG2 47 50 POLY(1) (30,98) 1.2324 1  
RC3 17 11 9E+3  
RC4 18 12 9E+3  
RC5 14 50 1E+3  
RC6 16 50 1E+3  
*
RC7 99 17 1E+3  
RC8 99 18 1E+3  
* MODELS  
C1 14 16 30E-12  
C2 17 18 30E-12  
I1 99 8 100E-6  
I2 10 50 100E-6  
V1 99 9 0.3  
*
.MODEL POX PMOS (LEVEL=2,KP=10E-6,  
+ VTO=-1,LAMBDA=0.001,RD=8)  
.MODEL NOX NMOS (LEVEL=2,KP=10E-6,  
+ VTO=1,LAMBDA=0.001,RD=5)  
.MODEL PIX PMOS (LEVEL=2,KP=100E-6,  
+ VTO=-1,LAMBDA=0.01)  
.MODEL NIX NMOS (LEVEL=2,KP=100E-6,  
+ VTO=1,LAMBDA=0.01)  
.MODEL DX D(IS=1E-14,RS=5)  
.ENDS AD8552  
V2 13 50 0.3  
D1  
8
9 DX  
D2 13 10 DX  
EOS 1 POLY(3) (22,98) (73,98) (81,98)  
7
+ 1E-6 1 1 1  
IOS  
*
1
2 2.5E-12  
* CMRR 120dB, ZERO AT 20Hz  
*
ECM1 21 98 POLY(2) (1,98) (2,98) 0 .5 .5  
RCM1 21 22 50E+6  
CCM1 21 22 159E-12  
RCM2 22 98 50  
*
* PSRR=120dB, ZERO AT 1Hz  
*
RPS1 70 0 1E+6  
RPS2 71 0 1E+6  
CPS1 99 70 1E-5  
CPS2 50 71 1E-5  
EPSY 98 72 POLY(2) (70,0) (0,71) 0 1 1  
RPS3 72 73 15.9E+6  
CPS3 72 73 10E-9  
RPS4 73 98 16  
REV. 0  
–19–  
 复制成功!