欢迎访问ic37.com |
会员登录 免费注册
发布采购

AD8315ARM-REEL7 参数 Datasheet PDF下载

AD8315ARM-REEL7图片预览
型号: AD8315ARM-REEL7
PDF下载: 下载PDF文件 查看货源
内容描述: 50分贝GSM PA控制器 [50 dB GSM PA Controller]
分类和应用: 电信集成电路光电二极管控制器GSM
文件页数/大小: 20 页 / 634 K
品牌: AD [ ANALOG DEVICES ]
 浏览型号AD8315ARM-REEL7的Datasheet PDF文件第1页浏览型号AD8315ARM-REEL7的Datasheet PDF文件第3页浏览型号AD8315ARM-REEL7的Datasheet PDF文件第4页浏览型号AD8315ARM-REEL7的Datasheet PDF文件第5页浏览型号AD8315ARM-REEL7的Datasheet PDF文件第6页浏览型号AD8315ARM-REEL7的Datasheet PDF文件第7页浏览型号AD8315ARM-REEL7的Datasheet PDF文件第8页浏览型号AD8315ARM-REEL7的Datasheet PDF文件第9页  
AD8315–SPECIFICATIONS
(V = 2.7 V, T = 25 C, 52.3
S
termination on RFIN, unless otherwise noted.)
Min
0.1
–57
–44
21.5
–79
–66
Typ
Max
2.5
–11
+2
25.5
–64
–51
Unit
GHz
dBV
dBm
mV/dB
dBV
dBm
kW
pF
0.3
2.6
VPOS – 0.1
5/200
25
130
30
13
150
0.25
43.5
100
16
1.4
V
V
V
V
V
mA/mA
nV÷Hz
nV/÷Hz
MHz
V/ms
ns
V
dB/V
kW
V/ms
V
mA
V
ms
ms
ms
ns
Parameter
OVERALL FUNCTION
Frequency Range
1
Input Voltage Range
Equivalent dBm Range
Logarithmic Slope
2
Logarithmic Intercept
2
Equivalent dBm Level
RF INPUT INTERFACE
Input Resistance
3
Input Capacitance
3
OUTPUT
Minimum Output Voltage
Maximum Output Voltage
vs. Temperature
4
General Limit
Output Current Drive
Output Buffer Noise
Output Noise
Small Signal Bandwidth
Slew Rate
Response Time
SETPOINT INTERFACE
Nominal Input Range
Logarithmic Scale Factor
Input Resistance
Slew Rate
ENABLE INTERFACE
Logic Level to Enable Power
Input Current when Enable High
Logic Level to Disable Power
Enable Time
Disable Time
Power-On/Enable Time
Conditions
To Meet All Specifications
±
1 dB Log Conformance, 0.1 GHz
0.1 GHz
0.1 GHz
Pin RFIN
0.1 GHz
0.1 GHz
Pin VAPC
VSET
£
200 mV, ENBL High
ENBL Low
R
L
800
W
85∞C, V
POS
= 3 V, I
OUT
= 6 mA
2.7 V
£
VPOS
£
5.5 V, R
L
=
Source/Sink
RF Input = 2 GHz, 0 dBm, f
NOISE
= 100 kHz,
C
FLT
= 220 pF
0.2 V to 2.6 V Swing
10%–90%, 1.2 V Step (V
SET
), Open Loop
5
FLTR = Open, Refer to TPC 24
Pin VSET
Corresponding to Central 50 dB
24
–70
–57
2.8
0.9
0.25
2.45
2.54
0.27
0.02
Pin ENBL
1.8
20
Time from ENBL High to V
APC
within 1% of
Final Value, V
SET
£
200 mV, Refer to TPC 21
Time from ENBL Low to V
APC
within 1% of
Final Value, V
SET
£
200 mV, Refer to TPC 21
Time from VPOS/ENBL High to V
APC
within
1% of Final Value, V
SET
£
200 mV, Refer to
TPC 26
Time from VPOS/ENBL Low to V
APC
within
1% of Final Value, V
SET
£
200 mV, Refer to
TPC 26
Pin VPOS
2.7
ENBL High
–30∞C
£
T
A
£
+85∞C
ENBL Low
–30∞C
£
T
A
£
+85∞C
8.5
4
5.5
10.7
12.9
10
13
V
mA
mA
mA
mA
4
8
2
0.8
5
9
3
V
POS
100
200
POWER INTERFACE
Supply Voltage
Quiescent Current
Over Temperature
Disable Current
6
Over Temperature
NOTES
1
Operation down to 0.02 GHz is possible.
2
Mean and Standard Deviation specifications are available in Table I.
3
See TPC 9 for plot of Input Impedance vs. Frequency.
4
This parameter is guaranteed but not tested in production. Limit is –3 sigma from the mean.
5
Response time in a closed-loop system will depend upon the filter capacitor (C
FLT
) used and the response of the variable gain element.
6
This parameter is guaranteed but not tested in production. Maximum specified limit on this parameter is the +6 sigma value.
Specifications subject to change without notice.
–2–
REV. B