欢迎访问ic37.com |
会员登录 免费注册
发布采购

AD8307ARZ 参数 Datasheet PDF下载

AD8307ARZ图片预览
型号: AD8307ARZ
PDF下载: 下载PDF文件 查看货源
内容描述: 低成本DC - 500 MHz的92分贝对数放大器 [Low Cost DC-500 MHz, 92 dB Logarithmic Amplifier]
分类和应用: 模拟计算功能信号电路放大器光电二极管PC
文件页数/大小: 24 页 / 510 K
品牌: ADI [ ADI ]
 浏览型号AD8307ARZ的Datasheet PDF文件第1页浏览型号AD8307ARZ的Datasheet PDF文件第2页浏览型号AD8307ARZ的Datasheet PDF文件第4页浏览型号AD8307ARZ的Datasheet PDF文件第5页浏览型号AD8307ARZ的Datasheet PDF文件第6页浏览型号AD8307ARZ的Datasheet PDF文件第7页浏览型号AD8307ARZ的Datasheet PDF文件第8页浏览型号AD8307ARZ的Datasheet PDF文件第9页  
AD8307  
SPECIFICATIONS  
VS = 5 V, TA = 25°C, RL ≥ 1 MΩ, unless otherwise noted.  
Table 1.  
Parameter  
Conditions  
Min  
Typ  
Max  
Unit  
GENERAL CHARACTERISTICS  
Input Range (±3 dB Error)  
Input Range (±± dB Error)  
Logarithmic Conformance  
From noise floor to maximum input  
From noise floor to maximum input  
f ≤ ±00 MHz, central 80 dB  
f = 500 MHz, central 75 dB  
Unadjusted±  
92  
88  
±0.3  
±0.5  
25  
dB  
dB  
dB  
dB  
mV/dB  
mV/dB  
μV  
dBm  
dBm  
nV/√Hz  
dBm  
kΩ  
±±  
Logarithmic Slope  
vs. Temperature  
Logarithmic Intercept  
23  
23  
27  
27  
Sine amplitude, unadjusted2  
Equivalent sine power in 50 Ω  
20  
−84  
−87  
−88  
−77  
−76  
vs. Temperature  
Input Noise Spectral Density  
Operating Noise Floor  
Output Resistance  
Internal Load Capacitance  
Response Time  
Inputs shorted  
RSOURCE = 50 Ω/2  
Pin 4 to ground  
±.5  
−78  
±2.5  
3.5  
±0  
±5  
pF  
ns  
Small signal, ±0% to 90%,  
0 mV to±00 mV, CL = 2 pF  
Large signal, ±0% to 90%,  
0 V to 2.4 V, CL = 2 pF  
400  
500  
ns  
Upper Usable Frequency3  
Lower Usable Frequency  
AMPLIFIER CELL CHARACTERISTICS  
Cell Bandwidth  
500  
±0  
MHz  
Hz  
AC-coupled input  
−3 dB  
900  
±4.3  
MHz  
dB  
Cell Gain  
INPUT CHARACTERISTICS  
DC Common-Mode Voltage  
Common-Mode Range  
DC Input Offset Voltage4  
AC-coupled input  
Either input (small signal)  
RSOURCE ≤ 50 Ω  
Drift  
Differential  
3.2  
±.6  
50  
0.8  
±.±  
±.4  
±0  
V
V
−0.3  
VS − ±  
500  
μV  
μV/°C  
kΩ  
pF  
μA  
Incremental Input Resistance  
Input Capacitance  
Bias Current  
Either pin to ground  
Either input  
25  
POWER INTERFACES  
Supply Voltage  
Supply Current  
2.7  
5.5  
±0  
750  
V
mA  
μA  
VENB ≥ 2 V  
VENB ≤ ± V  
8
±50  
Disabled  
± This can be adjusted downward by adding a shunt resistor from the output to ground. A 50 kΩ resistor reduces the nominal slope to 20 mV/dB.  
2 This can be adjusted in either direction by a voltage applied to Pin 5, with a scale factor of 8 dB/V.  
3 See the Operation Above 500 MHz section.  
4 Normally nulled automatically by internal offset correction loop. May be manually nulled by a voltage applied between Pin 3 and ground; see the  
Applications Information section.  
Rev. C | Page 3 of 24  
 复制成功!