欢迎访问ic37.com |
会员登录 免费注册
发布采购

AD7945BRS 参数 Datasheet PDF下载

AD7945BRS图片预览
型号: AD7945BRS
PDF下载: 下载PDF文件 查看货源
内容描述: + 3.3V / + 5V电压倍增的12位DAC [+3.3 V/+5 V Multiplying 12-Bit DACs]
分类和应用: 转换器数模转换器光电二极管
文件页数/大小: 16 页 / 332 K
品牌: AD [ ANALOG DEVICES ]
 浏览型号AD7945BRS的Datasheet PDF文件第6页浏览型号AD7945BRS的Datasheet PDF文件第7页浏览型号AD7945BRS的Datasheet PDF文件第8页浏览型号AD7945BRS的Datasheet PDF文件第9页浏览型号AD7945BRS的Datasheet PDF文件第11页浏览型号AD7945BRS的Datasheet PDF文件第12页浏览型号AD7945BRS的Datasheet PDF文件第13页浏览型号AD7945BRS的Datasheet PDF文件第14页  
AD7943/AD7945/AD7948
AD7948 PIN FUNCTION DESCRIPTIONS
Pin Mnemonic
I
OUT1
AGND
DGND
CSMSB
DF/DOR
Description
DAC current output terminal 1. Normally terminated at the virtual ground of output amplifier.
Analog Ground Pin. This pin connects to the back gates of the current steering switches. The DAC I
OUT2
terminal is also connected internally to this point.
Digital Ground Pin.
Chip Select Most Significant Byte. Active Low Input. Used in combination with
WR
to load external data into
the input register or in combination with
LDAC
and
WR
to load external data into both input and DAC registers.
Data Format/Data Override. When this input is low, data in the DAC register is forced to one of two override
codes selected by CTRL. When the override signal is removed, the DAC output returns to reflect the value in
the DAC register. With DF/DOR high, CTRL selects either a left or right justified input data format. For normal
operation, DF/DOR is held high. See Table I.
Table I. Truth Table for DF/DOR CTRL
DF/DOR
0
0
1
1
CTRL
DB7–DB0
LDAC
CSLSB
CTRL
0
1
0
1
Function
DAC Register Contents Overridden by All 0s
DAC Register Contents Overridden by All 1s
Left-Justified Input Data Selected
Right-Justified Input Data Selected
Control Input. See DF/DOR description.
Digital Data Inputs.
Load DAC input, active low. This signal, in combination with others, is used to load the DAC register from
either the input register or the external data bus.
Chip Select Least Significant (LS) Byte. Active Low Input. Used in combination with
WR
to load external data
into the input register or in combination with
WR
and
LDAC
to load external data into both input and DAC
registers.
Table II. Truth Table for AD7948 Write Operation
WR
0
0
0
0
0
1
WR
V
DD
V
REF
R
FB
CSMSB
1
1
0
0
1
X
CSLSB
0
0
1
1
1
X
LDAC
1
0
1
0
0
X
Function
Load LS Byte to Input Register
Load LS Byte to Input Register and DAC Register
Load MS Byte to Input Register
Load MS Byte to Input Register and DAC Register
Load Input Register to DAC Register
No Data Transfer
Write input, active low. This active low signal, in combination with others is used in loading external data into
the AD7948 input register and in transferring data from the input register to the DAC register.
Power supply input. This is nominally +5 V for Normal Mode Operation and +3.3 V to +5 V for Biased Mode
Operation.
DAC reference input.
DAC feedback resistor pin.
–10–
REV. B