欢迎访问ic37.com |
会员登录 免费注册
发布采购

AD7896AR 参数 Datasheet PDF下载

AD7896AR图片预览
型号: AD7896AR
PDF下载: 下载PDF文件 查看货源
内容描述: 2.7 V至5.5 V , 12位, 8美国ADC ,采用8引脚SO / DIP [2.7 V to 5.5 V, 12-Bit, 8 us ADC in 8-Pin SO/DIP]
分类和应用:
文件页数/大小: 12 页 / 370 K
品牌: AD [ ANALOG DEVICES ]
 浏览型号AD7896AR的Datasheet PDF文件第1页浏览型号AD7896AR的Datasheet PDF文件第2页浏览型号AD7896AR的Datasheet PDF文件第3页浏览型号AD7896AR的Datasheet PDF文件第5页浏览型号AD7896AR的Datasheet PDF文件第6页浏览型号AD7896AR的Datasheet PDF文件第7页浏览型号AD7896AR的Datasheet PDF文件第8页浏览型号AD7896AR的Datasheet PDF文件第9页  
AD7896
PIN FUNCTION DESCRIPTION
Pin
No.
1
2
3
4
Pin
Mnemonic
V
IN
V
DD
AGND
SCLK
Description
Analog Input. The analog input range is 0 V to V
DD
.
Positive supply voltage, +2.7 V to 5.5 V.
Analog Ground. Ground reference for track/hold, comparator and DAC.
Serial Clock Input. An external serial clock is applied to this input to obtain serial data from
the AD7896. A new serial data bit is clocked out on the falling edge of this serial clock. Data
is guaranteed valid for 10 ns after this falling edge so data can be accepted on the falling edge
when a fast serial clock is used. The serial clock input should be taken low at the end of the
serial data transmission.
Serial Data Output. Serial data from the AD7896 is provided at this output. The serial data
is clocked out by the falling edge of SCLK, but the data can also be read on the falling edge
of the SCLK. This is possible because data bit N is valid for a specified time after the falling
edge of the SCLK (data hold time) and can be read before data bit N+1 becomes valid a
specified time after the falling edge of SCLK (data access time) (see Figure 4). Sixteen bits
of serial data are provided with four leading zeros followed by the 12 bits of conversion data.
On the sixteenth falling edge of SCLK, the SDATA line is held for the data hold time and
then disabled (three-stated). Output data coding is straight binary.
Digital Ground. Ground reference for digital circuitry.
Convert Start. Edge-triggered logic input. On the falling edge of this input, the track/hold
goes into its hold mode and conversion is initiated. If
CONVST
is low at the end of conver-
sion, the part goes into power down mode. In this case, the rising edge of
CONVST
“wakes up” the part.
The BUSY pin is used to indicate when the part is doing a conversion. The BUSY pin will go
high on the falling edge of
CONVST
and will return low when the conversion is complete.
PIN CONFIGURATION
5
SDATA
6
7
DGND
CONVST
8
BUSY
V
IN
1
V
DD
2
8 BUSY
7
CONVST
TOP VIEW
AGND 3 (Not to Scale) 6 DGND
SCLK 4
5 SDATA
AD7896
ORDERING GUIDE
Model
AD7896AN
AD7896BN
AD7896AR
AD7896BR
AD7896JR
AD7896SQ
Temperature
Range
–40°C to +85°C
–40°C to +85°C
–40°C to +85°C
–40°C to +85°C
0°C to +70°C
–55°C to +125°C
Linearity
Error (LSB)
±
1 LSB
±
1/2 LSB
±
1 LSB
±
1/2 LSB
±
1 LSB
±
1 LSB
SNR
(dB)
70 dB
70 dB
70 dB
70 dB
70 dB
70 dB
Package
Option*
N-8
N-8
SO-8
SO-8
SO-8
Q-8
*N = Plastic DIP; Q = Cerdip; SO = SOIC.
–4–
REV. B