欢迎访问ic37.com |
会员登录 免费注册
发布采购

AD7228ABR 参数 Datasheet PDF下载

AD7228ABR图片预览
型号: AD7228ABR
PDF下载: 下载PDF文件 查看货源
内容描述: LC2MOS八路8位DAC [LC2MOS Octal 8-Bit DAC]
分类和应用:
文件页数/大小: 8 页 / 209 K
品牌: AD [ ANALOG DEVICES ]
 浏览型号AD7228ABR的Datasheet PDF文件第1页浏览型号AD7228ABR的Datasheet PDF文件第2页浏览型号AD7228ABR的Datasheet PDF文件第3页浏览型号AD7228ABR的Datasheet PDF文件第4页浏览型号AD7228ABR的Datasheet PDF文件第5页浏览型号AD7228ABR的Datasheet PDF文件第6页浏览型号AD7228ABR的Datasheet PDF文件第8页  
AD7228A
DACs for correct timing relationships during the calibration
cycle of the instrument.
Figure 12. Self-Programmable Reference
Figure 10b. AD7228A Timing Deskew Circuit
COARSE/FINE ADJUST
The DACs on the AD7228A can be paired together to form a
coarse/fine adjust function as indicated in Figure 11. The func-
tion is achieved using one external op amp and a few resistors
per pair of DACs.
DAC1 is the most significant or coarse DAC. Data is first
loaded to this DAC to coarsely set the output voltage. DAC2 is
then used to fine tune this output voltage. Varying the ratio of
R1 to R2 varies the relative effect of the coarse and fine DACs
on the output voltage. For the resistor values shown, DAC2 has
a resolution of 150
µV
in a 10 V output range. Since each DAC
on the AD7228A is guaranteed monotonic, the coarse adjust-
ment and fine adjustment are each monotonic. One application
for this is as a set-point controller (see “Circuit Applications of
the AD7226 Quad CMOS DAC” available from Analog Devices,
Publication Number E873–15–11/84).
Figure 13. Variation of V
REF
with Feedback Configuration
MICROPROCESSOR INTERFACING
Figure 14. AD7228A to 8085A/Z80 Interface
Figure 11. Coarse/Fine Adjust Circuit
SELF-PROGRAMMABLE REFERENCE
The circuit of Figure 12 shows how one DAC of the AD7228,
in this case DAC1, may be used in a feedback configuration to
provide a programmable reference for itself and the other seven
converters. The relationship of V
REF
to V
IN
is expressed by
V
REF
=
(
1
+
G
D
1
)
(
1
+
G
)
•V
IN
where
G
= R2/R1
Figure 13 shows typical plots of V
REF
versus digital code, D
1
, for
three different values of G. With V
IN
= 2.5 V and G = 3 the
voltage at the output varies between 2.5 V and 10 V giving an
effective 10-bit dynamic range to the other seven converters. For
correct operation of the circuit, V
SS
should be –5 V and R1
greater than 6.8 kΩ.
REV. A
–7–
Figure 15. AD7228A to 6809/6502 Interface