欢迎访问ic37.com |
会员登录 免费注册
发布采购

AD6620ASZ 参数 Datasheet PDF下载

AD6620ASZ图片预览
型号: AD6620ASZ
PDF下载: 下载PDF文件 查看货源
内容描述: 67 MSPS数字接收信号处理器 [67 MSPS Digital Receive Signal Processor]
分类和应用:
文件页数/大小: 44 页 / 374 K
品牌: ADI [ ADI ]
 浏览型号AD6620ASZ的Datasheet PDF文件第19页浏览型号AD6620ASZ的Datasheet PDF文件第20页浏览型号AD6620ASZ的Datasheet PDF文件第21页浏览型号AD6620ASZ的Datasheet PDF文件第22页浏览型号AD6620ASZ的Datasheet PDF文件第24页浏览型号AD6620ASZ的Datasheet PDF文件第25页浏览型号AD6620ASZ的Datasheet PDF文件第26页浏览型号AD6620ASZ的Datasheet PDF文件第27页  
AD6620  
The frequency response of the filter is given by the following  
equations. The gain and pass band droop of CIC5 should be  
calculated by these equations. Both parameters may be compen-  
sated for in the RCF stage.  
0
20  
40  
5
MCIC5  
1
CIC5+5  
1z  
H(z)=  
×
2S  
1z1  
60  
80  
5  
MCIC5 × f  
fSAMP 2  
sin π  
1
CIC5+5  
100  
120  
H( f ) =  
×
2S  
f
sin π  
fSAMP 2  
0.5 0.4 0.3 0.2 0.1  
0
0.1 0.2  
0.3  
0.4  
0.5  
f/f  
SAMP  
The scale factor, SCIC5 is a programmable unsigned integer  
between 0 and 20. It serves to control the attenuation of the  
data into the CIC5 stage in 6 dB increments. For the best dynamic  
range, SCIC5 should be set to the smallest value possible (lowest  
attenuation) without creating an overflow condition. This can  
be safely accomplished using the equation below, where OLCIC2  
is the largest fraction of full scale possible at the input to this  
filter stage. This value is output from the CIC2 stage then pipe-  
lined into the CIC5. SCIC5 is ignored when this filter is bypassed  
by setting MCIC5 = 1.  
0
20  
40  
60  
80  
5
SCIC5 = ceil log2(MCIC5 × OLCIC2 ) 5  
100  
120  
(
)
5
MCIC5  
(
)
0.5 0.4 0.3 0.2 0.1  
0
0.1 0.2  
0.3  
0.4  
0.5  
OLCIC5  
=
× OLCIC2  
CIC5+5  
2S  
f/f  
SAMP2  
Figure 37. CIC2 Alias Rejection, MCIC2 = 16  
when CIC5 is bypassed;  
OLCIC5 = OLCIC2  
5TH ORDER CASCADED INTEGRATOR COMB FILTER  
The third signal processing stage, CIC5, implements a sharper  
fixed-coefficient, decimating filter than CIC2. The input rate to  
this filter is fSAMP2. The maximum input rate is given by the  
equation below. NCH equals two for Diversity Channel Real  
input mode; otherwise NCH equals one. In order to satisfy this  
equation, MCIC2 can be increased, NCH can be reduced, or fCLK  
can be increased (reference fractional rate input timing described  
in the Input Timing section).  
The output rate of this stage is given by the equation below.  
fSAMP2  
MCIC5  
fSAMP5  
fCLK  
2× NCH  
fSAMP2  
The decimation ratio, MCIC5, may be programmed from 1 to 32  
(all integer values). When MCIC5 = 1, this stage is bypassed and  
the CIC5 scale factor is ignored.  
REV. A  
–23–  
 复制成功!