欢迎访问ic37.com |
会员登录 免费注册
发布采购

AD1885JSTZ 参数 Datasheet PDF下载

AD1885JSTZ图片预览
型号: AD1885JSTZ
PDF下载: 下载PDF文件 查看货源
内容描述: [IC SPECIALTY CONSUMER CIRCUIT, PQFP48, PLASTIC, ROHS COMPLIANT, LQFP-48, Consumer IC:Other]
分类和应用: 商用集成电路
文件页数/大小: 27 页 / 287 K
品牌: ADI [ ADI ]
 浏览型号AD1885JSTZ的Datasheet PDF文件第14页浏览型号AD1885JSTZ的Datasheet PDF文件第15页浏览型号AD1885JSTZ的Datasheet PDF文件第16页浏览型号AD1885JSTZ的Datasheet PDF文件第17页浏览型号AD1885JSTZ的Datasheet PDF文件第19页浏览型号AD1885JSTZ的Datasheet PDF文件第20页浏览型号AD1885JSTZ的Datasheet PDF文件第21页浏览型号AD1885JSTZ的Datasheet PDF文件第22页  
AD1885  
Subsection Ready Register (Index 26h)  
Reg  
Name  
D15  
D14 D13 D12 D11 D10 D9  
D8  
D7 D6 D5 D4 D3  
D2  
D1  
D0  
Default  
Num  
26h  
Power-Down Cntrl/Stat EAPD PR6 PR5 PR4 PR3 PR2 PR1 PR0  
X
X
X
X
REF ANL DAC ADC 000xh  
Note: The ready bits are read only, writing to REF, ANL, DAC, ADC will have no effect. These bits indicate the status for the  
AD1885 subsections. If the bit is a one, then that subsection is “ready.” Ready is defined as the subsection able to perform in  
its nominal state.  
ADC  
DAC  
ANL  
ADC section ready to transmit data.  
DAC section ready to accept data.  
Analog gainuators, attenuators, and mixers ready.  
Voltage References, VREF and VREFOUT up to nominal level.  
REF  
PR[5:0]  
AD1885 Power-Down Modes. The first three bits are to be used individually rather than in combination with each  
other. The last bit PR3 can be used in combination with PR2 or by itself. The mixer and reference cannot be  
powered down via PR3 unless the ADCs and DACs are also powered down. Nothing else can be powered up until  
the reference is up.  
PR0 – Power-Down ADC  
PR1 – Power-Down DAC  
PR2 – Power-Down Analog Mixer  
PR3 – Power-Down VREF and VREFOUT  
PR4 – Power-Down AC-Link  
PR5 – Power-Down Internal Clock  
PR6 – Power-Down Headphone  
EAPD – External AMP Power-Down Control Signal  
PR5 has no effect unless all ADCs, DACs, and the AC-Link are powered down. The reference and the mixer can  
either be up or down, but all power-up sequences must be allowed to run to completion before PR5 and PR4 are  
both set.  
In multiple-codec systems, the master codec’s PR5 and PR4 bits control the slave codec. PR5 is also effective in  
the slave codec if the master’s PR5 bit is clear, but the PR4 bit has no effect except to enable or disable PR5.  
Power-Down State  
EAPD PR6  
PR5 PR4 PR3 PR2 PR1 PR0  
ADC Power-Down  
DAC Power-Down  
X
X
X
X
X
X
X
X
0
0
0
0
0
0
0
1
0
0
0
0
0
0
0
1
0
0
0
0
0
0
0
1
0
0
0
0
0
0
0
1
0
0
0
1
1
1
1
1
0
1
1
0
0
1
1
1
1
0
1
0
1
0
1
1
ADC and DAC Power-Down  
Mixer Power-Down  
ADC + Mixer Power-Down  
DAC + Mixer Power-Down  
ADC + DAC + Mixer Power-Down  
Standby  
Extended Audio ID Register (Index 28h)  
Reg  
Name  
D15 D14 D13 D12 D11 D10 D9  
D8  
X
D7  
X
D6  
X
D5  
X
D4  
D3  
X
D2  
X
D1  
X
D0  
Default  
Num  
28h  
Extended Audio ID  
ID1 ID0  
X
X
X
X
X
X
VRA 0001h  
Note: The Extended Audio ID is a read only register.  
VRA  
Variable Rate Audio. VRA = 1 indicates support for Variable Rate Audio.  
ID[1:0]  
ID1, ID0 is a 2-bit field that indicates the codec configuration: Primary is 00; Secondary is 01.  
REV. 0  
–18–  
 复制成功!