欢迎访问ic37.com |
会员登录 免费注册
发布采购

5962-9475502MPA 参数 Datasheet PDF下载

5962-9475502MPA图片预览
型号: 5962-9475502MPA
PDF下载: 下载PDF文件 查看货源
内容描述: [True Bipolar Input, Single Supply, 12-Bit, Serial 6 µs ADC in 8-Pin Package]
分类和应用: 信息通信管理转换器
文件页数/大小: 12 页 / 339 K
品牌: ADI [ ADI ]
 浏览型号5962-9475502MPA的Datasheet PDF文件第1页浏览型号5962-9475502MPA的Datasheet PDF文件第2页浏览型号5962-9475502MPA的Datasheet PDF文件第3页浏览型号5962-9475502MPA的Datasheet PDF文件第5页浏览型号5962-9475502MPA的Datasheet PDF文件第6页浏览型号5962-9475502MPA的Datasheet PDF文件第7页浏览型号5962-9475502MPA的Datasheet PDF文件第8页浏览型号5962-9475502MPA的Datasheet PDF文件第9页  
AD7893  
PIN FUNCTION DESCRIPTION  
Pin Pin  
No. Mnemonic  
Description  
1
REF IN  
Voltage Reference Input. An external reference source should be connected to this pin to provide the refer-  
ence voltage for the AD7893’s conversion process. The REF IN input is buffered on-chip. The nominal ref-  
erence voltage for correct operation of the AD7893 is +2.5 V.  
2
VIN  
Analog Input Channel. The analog input range is ±10 V (AD7893-10), ±2.5 V (AD7893-3), 0 V to +5 V  
(AD7893-5) and 0 V to +2.5 V (AD7893-2).  
3
4
AGND  
SCLK  
Analog Ground. Ground reference for track/hold, comparator and DAC.  
Serial Clock Input. An external serial clock is applied to this input to obtain serial data from the AD7893. A  
new serial data bit is clocked out on the rising edge of this serial clock, and data is valid on the falling edge.  
The serial clock input should be taken low at the end of the serial data transmission.  
5
SDATA  
Serial Data Output. Serial data from the AD7893 is provided at this output. The serial data is clocked out by  
the rising edge of SCLK and is valid on the falling edge of SCLK. Sixteen bits of serial data are provided  
with four leading zeros followed by the 12 bits of conversion data. On the sixteenth falling edge of SCLK, the  
SDATA line is disabled (three-stated). Output data coding is twos complement for the AD7893-10 and  
AD7893-3, straight binary for the AD7893-2 and AD7893-5.  
6
7
DGND  
Digital Ground. Ground reference for digital circuitry.  
CONVST  
Convert Start. Edge-triggered logic input. On the falling edge of this input, the serial clock counter is reset to  
zero. On the rising edge of this input, the track/hold goes into its hold mode and conversion is initiated.  
8
VDD  
Positive supply voltage, +5 V ± 5%.  
PIN CONFIGURATION  
DIP and SOIC  
REF IN  
V
1
2
3
4
8
7
6
5
DD  
V
CONVST  
DGND  
IN  
AD7893  
TOP VIEW  
(NOT TO SCALE)  
AGND  
SCLK  
SDATA  
ORDERING GUIDE  
Temperature  
Range  
Linearity  
Error  
Package  
Options*  
Model  
SNR  
AD7893AN-2 –40°C to +85°C  
±1 LSB  
70 dB N-8  
AD7893BN-2  
AD7893AR-2  
AD7893BR-2  
AD7893SQ-2  
–40°C to +85°C  
–40°C to +85°C  
–40°C to +85°C  
±1/2 LSB 72 dB N-8  
±1 LSB 70 dB SO-8  
±1/2 LSB 72 dB SO-8  
–55°C to +125°C ±1 LSB  
70 dB Q-8  
AD7893AN-5 –40°C to +85°C  
±1 LSB  
70 dB N-8  
AD7893BN-5  
AD7893AR-5  
AD7893BR-5  
AD7893SQ-5  
–40°C to +85°C  
–40°C to +85°C  
–40°C to +85°C  
±1/2 LSB 72 dB N-8  
±1 LSB 70 dB SO-8  
±1/2 LSB 72 dB SO-8  
–55°C to +125°C ±1 LSB  
70 dB Q-8  
AD7893AN-10 –40°C to +85°C  
AD7893BN-10 –40°C to +85°C  
AD7893AR-10 –40°C to +85°C  
AD7893BR-10 –40°C to +85°C  
±1 LSB  
70 dB N-8  
±1/2 LSB 72 dB N-8  
±1 LSB 70 dB SO-8  
±1/2 LSB 72 dB SO-8  
AD7893SQ-10 –55°C to +125°C ±1 LSB  
70 dB Q-8  
AD7893AR-3 –40°C to +85°C ±1 LSB  
70 dB SO-8  
*N = Plastic DIP, Q = Cerdip, SO = SOIC.  
–4–  
REV. E