欢迎访问ic37.com |
会员登录 免费注册
发布采购

5962-9063201M3A 参数 Datasheet PDF下载

5962-9063201M3A图片预览
型号: 5962-9063201M3A
PDF下载: 下载PDF文件 查看货源
内容描述: [Complete 12-Bit, 100 kHz, Sampling ADC (AD7870/AD7870A)]
分类和应用: 转换器
文件页数/大小: 12 页 / 252 K
品牌: ADI [ ADI ]
 浏览型号5962-9063201M3A的Datasheet PDF文件第1页浏览型号5962-9063201M3A的Datasheet PDF文件第3页浏览型号5962-9063201M3A的Datasheet PDF文件第4页浏览型号5962-9063201M3A的Datasheet PDF文件第5页浏览型号5962-9063201M3A的Datasheet PDF文件第6页浏览型号5962-9063201M3A的Datasheet PDF文件第7页浏览型号5962-9063201M3A的Datasheet PDF文件第8页浏览型号5962-9063201M3A的Datasheet PDF文件第9页  
(VDD = +5 V ؎ 5%, VSS = –5 V ؎ 5%, AGND = DGND = 0 V, fCLK is internal, unless  
otherwise noted. All specifications TMIN to TMAX unless otherwise noted.)  
AD7870A–SPECIFICATIONS  
Parameter  
J1  
Units  
Test Conditions/Comments  
DYNAMIC PERFORMANCE2  
Signal-to-Noise Ratio3 (SNR)  
@ +25°C  
70  
70  
–80  
dB min  
dB min  
dB max  
V
IN = 10 kHz Sine Wave, f SAMPLE = 100 kHz  
Typically 71.5 dB for 0 < VIN 50 kHz  
IN = 10 kHz Sine Wave, fSAMPLE = 100 kHz  
Typically –86 dB for 0 < VIN < 50 kHz  
VIN = 10 kHz, fSAMPLE = 100 kHz  
TMIN to TMAX  
Total Harmonic Distortion (THD)  
V
Peak Harmonic or Spurious Noise  
–80  
dB max  
Typically –86 dB for 0 < VIN < 50 kHz  
Intermodulation Distortion (IMD)  
Second Order Terms  
Third Order Terms  
–80  
–80  
2
dB max  
dB max  
µs max  
fa = 9 kHz, fb = 9.5 kHz, fSAMPLE = 50 kHz  
fa = 9 kHz, fb = 9.5 kHz, fSAMPLE = 50 kHz  
Track/Hold Acquisition Time  
DC ACCURACY  
Resolution  
12  
12  
Bits  
Bits  
Minimum Resolution for Which  
No Missing Codes Are Guaranteed  
Integral Nonlinearity  
±1/2 LSB typ  
Bipolar Zero Error  
±5  
±5  
±5  
LSB max  
LSB max  
LSB max  
Positive Full-Scale Error4  
Negative Full-Scale Error4  
ANALOG INPUT  
Input Voltage Range  
Input Current  
±3  
Volts  
±500 µA max  
REFERENCE OUTPUT  
REF OUT @ +25°C  
2.99 V min  
3.01 V max  
REF OUT Tempco  
Reference Load Sensitivity (REF OUT/I)  
±60  
±1  
ppm/°C max  
mV max  
Reference Load Current Change (0 µA–500 µA)  
Reference Load Should Not Be Change During Conversion  
LOGIC INPUTS  
Input High Voltage, VINH  
Input Low Voltage, VINL  
Input Current, IIN  
2.4  
0.8  
±10  
±10  
10  
V min  
VDD = 5 V ± 5%  
VDD = 5 V ± 5%  
VIN = 0 V to VDD  
VIN = VSS to VDD  
V max  
µA max  
µA max  
pF max  
Input Current (12/8 CLK Input Only)  
5
Input Capacitance, CIN  
LOGIC OUTPUTS  
Output High Voltage, VOH  
Output Low Voltage, VOL  
DB11–DB0  
4.0  
0.4  
V min  
V max  
ISOURCE = 40 µA  
ISINK = 1.6 mA  
Floating State Leakage Current  
±10  
15  
µA max  
pF max  
Floating-State Output Capacitance5  
CONVERSION TIME  
External Clock (fCLK = 2.5 MHz)  
Internal Clock  
7.6/8 µs min/µs max  
8/10 µs min/µs max  
POWER REQUIREMENTS  
VDD  
VSS  
IDD  
ISS  
+5 V V nom  
±5% for Specified Performance  
±5% for Specified Performance  
Typically 8 mA  
Typically 4 mA  
Typically 60 mW  
–5  
13  
6
V non  
mA max  
mA max  
mW max  
Power Dissipation  
95  
NOTES  
1Temperature range is as follow: J Version: 0°C to +70°C.  
2VIN (pk-pk) = ±3 V.  
3SNR calculation includes distortion and noise components.  
4Measured with respect to internal reference and includes bipolar offset error.  
5Sample tested @ +25°C to ensure compliance.  
Specifications subject to change without notice.  
REV. 0  
–2–