欢迎访问ic37.com |
会员登录 免费注册
发布采购

5962-9063201M3A 参数 Datasheet PDF下载

5962-9063201M3A图片预览
型号: 5962-9063201M3A
PDF下载: 下载PDF文件 查看货源
内容描述: [Complete 12-Bit, 100 kHz, Sampling ADC (AD7870/AD7870A)]
分类和应用: 转换器
文件页数/大小: 12 页 / 252 K
品牌: ADI [ ADI ]
 浏览型号5962-9063201M3A的Datasheet PDF文件第3页浏览型号5962-9063201M3A的Datasheet PDF文件第4页浏览型号5962-9063201M3A的Datasheet PDF文件第5页浏览型号5962-9063201M3A的Datasheet PDF文件第6页浏览型号5962-9063201M3A的Datasheet PDF文件第8页浏览型号5962-9063201M3A的Datasheet PDF文件第9页浏览型号5962-9063201M3A的Datasheet PDF文件第10页浏览型号5962-9063201M3A的Datasheet PDF文件第11页  
AD7870A  
The ideal input/output transfer function is shown in Figure 8.  
The output can be converted to natural binary by inverting the  
MSB.  
Figure 6. Full-Scale Adjust Circuit  
Positive Full-Scale Adjust  
Apply a voltage of 2.9978 V (FS/2 – 3/2 LSBs) at V1. Adjust  
R2 until the ADC output code flickers between 0111 1111  
1110 and 0111 1111 1111.  
Figure 8. Unipolar Transfer Function  
UNIPOLAR OFFSET AND FULL-SCALE ADJUSTMENT  
When absolute accuracy is required, offset and full-scale error  
can be adjusted to zero. Offset must be adjusted before full  
scale. This is achieved by applying an input voltage of (1/2 LSB)  
to Vl and adjust R6 until the ADC output code flickers between  
1000 0000 0000 and 1000 0000 0001. For full-scale adjust-  
ment, apply an input voltage of (FS–3/2 LSBs) to Vl and adjust  
R5 until the output code flickers between 0111 1111 1110 and  
0111 11111111.  
Negative Full-Scale Adjust  
Apply a voltage of –2.9993 V (–FS/2 +1/ 2 LSB) at V1 and  
adjust R2 until the ADC output code flickers between  
1000 0000 0000 and 1000 0000 0001.  
UNIPOLAR OPERATION  
A typical unipolar circuit is shown in Figure 7. The AD7870A  
REF OUT is used to offset the analog input by 3 V. The ana-  
log input range is determined by the ratio of R3 to R4. The  
minimum range with which the circuit will work is 0 V to +3 V  
(R3 = 0, R4 = O/C). The resistor values are given in Figure 7  
for input ranges of 0 V to +5 V and 0 V to +10 V. R5 and R6  
are included for offset and full-scale adjust only and should be  
omitted if adjustment is not required.  
TIMING AND CONTROL  
The AD7870A is capable of one basic interfacing mode. In this  
mode (Mode 1), the CONVST line is used to start conversion  
and drive the track/hold into its hold mode. At the end of con-  
version the track/hold returns to its tracking mode. It is princi-  
pally intended for digital signal processing and other applications  
where precise sampling in time is required. In these applica-  
tions, it is important that the signal sampling occurs at exactly  
equal intervals to minimize errors due to sampling uncertainty  
or jitter. For these cases, the CONVST line is driven by a timer  
or some precise clock source.  
DATA OUTPUT FORMATS  
The AD7870A offers a choice of three data output formats, one  
serial and two parallel. The parallel data formats are a single,  
12-bit parallel word for 16-bit data buses and a two-byte format  
for 8-bit data buses. The data format is controlled by the  
12/8/CLK input. A logic high on this pin selects the 12-bit par-  
allel output format only. A logic low or –5 V applied to this pin  
allows the user access to either serial or byte formatted data.  
Three of the pins previously assigned to the four MSBs in paral-  
lel form are now used for serial communications while the  
fourth pin becomes a control input for the byte-formatted data.  
Figure 7. Unipolar Circuit  
REV. 0  
–7–