欢迎访问ic37.com |
会员登录 免费注册
发布采购

5962-8965703LX 参数 Datasheet PDF下载

5962-8965703LX图片预览
型号: 5962-8965703LX
PDF下载: 下载PDF文件 查看货源
内容描述: [Dual 12-Bit CMOS DAC with Parallel Load Input Structure]
分类和应用: 转换器
文件页数/大小: 12 页 / 101 K
品牌: ADI [ ADI ]
 浏览型号5962-8965703LX的Datasheet PDF文件第1页浏览型号5962-8965703LX的Datasheet PDF文件第3页浏览型号5962-8965703LX的Datasheet PDF文件第4页浏览型号5962-8965703LX的Datasheet PDF文件第5页浏览型号5962-8965703LX的Datasheet PDF文件第6页浏览型号5962-8965703LX的Datasheet PDF文件第7页浏览型号5962-8965703LX的Datasheet PDF文件第8页浏览型号5962-8965703LX的Datasheet PDF文件第9页  
1. SCOPE  
1.1 Scope. This drawing describes device requirements for MIL-STD-883 compliant, non-JAN class level B microcircuits in  
accordance with MIL-PRF-38535, appendix A.  
1.2 Part or Identifying Number (PIN). The complete PIN is as shown in the following example:  
5962-89657  
01  
L
A
Drawing number  
Device type  
(see 1.2.1)  
Case outline  
(see 1.2.2)  
Lead finish  
(see 1.2.3)  
1.2.1 Device types. The device types identify the circuit function as follows:  
Device type  
Generic number  
Circuit function  
Gain error  
01  
02  
03  
7547S  
7547T  
7547U  
Dual, CMOS, 12-bit D/A converter  
Dual, CMOS, 12-bit D/A converter  
Dual, CMOS, 12-bit D/A converter  
±6.0 LSB  
±3.0 LSB  
±2.0 LSB  
1.2.2 Case outlines. The case outlines are as designated in MIL-STD-1835 as follows:  
Outline letter  
Descriptive designator  
Terminals  
Package style  
L
3
GDIP3-T24 or CDIP4-T24  
CQCC1-N28  
24  
28  
Dual-in-line  
Square leadless chip carrier  
1.2.3 Lead finish. The lead finish is as specified in MIL-PRF-38535, appendix A.  
1.3 Absolute maximum ratings.  
V
V
DD to DGND......................................................................................... 0.3 V dc to +17 V dc  
REFA, VREFB, to AGND.......................................................................... ±25 V dc  
VRFBA, VRFBB, to AGND.......................................................................... ±25 V dc  
Digital input voltage to DGND ............................................................... 0.3 V dc to VDD +0.3 V  
Voltage at IOUTA, IOUTB to DGND............................................................ -0.3 V dc to VDD +0.3 V  
AGND to DGND .................................................................................... -0.3 V dc to VDD +0.3 V  
Storage temperature range................................................................... -65°C to +150°C  
Lead temperature (soldering, 10 seconds)............................................ +300°C  
Power dissipation (PD) .......................................................................... 450 mW 1/  
Thermal resistance, junction to case (θJC)............................................. See MIL-STD-1835  
Thermal resistance, junction to ambient (θJA) ....................................... 120°C C/W  
Junction temperature (TJ)...................................................................... +175°C  
1.4 Recommended operating conditions.  
Supply voltage range (VDD) ................................................................... 10.8 V dc to 16.5 V dc  
Minimum high level input voltage.......................................................... 2.4 V dc  
Maximum low level input voltage........................................................... 0.8 V dc  
Ambient operating temperature range (TA) ........................................... -55°C to +125°C  
Voltage at VREFA, VREFB ......................................................................... 10 V dc  
Voltage at AGND, IOUTA......................................................................... 0 V dc  
Voltage at AGND, IOUTB......................................................................... 0 V dc  
______  
1/ Derate above TA = +75°C at 6.0 mW/°C.  
SIZE  
STANDARD  
5962-89657  
A
MICROCIRCUIT DRAWING  
DLA LAND AND MARITIME  
REVISION LEVEL  
C
SHEET  
COLUMBUS, OHIO 43218-3990  
2
DSCC FORM 2234  
APR 97