PAC5250
Power Application Controller
16. ARM CORTEX-M0 MICROCONTROLLER CORE
16.1. Features
ARM Cortex-M0 core
Fast single-cycle 32-bit x 32-bit multiplier
24-bit SysTick timer
Up to 50MHz operation
Serial wire debug (SWD), with 4 break-point and 2 watch-point unit comparators
Nested vectored interrupt controller (NVIC) with 25 external interrupts
Wake-up interrupt controller (WIC) with GPIO, real-time clock (RTC) and watchdog timer (WDT) interrupts
enabled
Sleep and deep-sleep mode with clock gating
16.2. Block Diagram
Figure 16-1. ARM Cortex-M0 Microcontroller Core
ARM CORTEX-M0 MICROCONTROLLER CORE
NESTED
SWDCL
SWDDA
SERIAL WIRE
DEBUG WITH
DISABLE
1-CYCLE
32X32
MULTIPLIER
WAKE-UP
INTERRUPT
CONTROLLER
ARM
CORTEX-M0
24-BIT
SYSTICK
VECTORED
INTERRUPT
CONTROLLER
- 55 -
Rev 1.14‒June 15, 2017
ACTIVE-SEMI [ ACTIVE-SEMI, INC ]
