ACT8937A
Rev 1, 22-Oct-12
Table 4:
ACT8937A and Samsung S5PV210 Signal Interface
ACT8937A
PWREN
SCL
DIRECTION
SAMSUNG S5V210
XPWRRGTON
Xi2cSCL[0]
Xi2cSDA[0]
DVS_GPIOꢀ
XnRESET
SDA
VSEL
nRSTO
nIRQ
XEINT0ꢁ
nPBSTAT
nLBO
XEINT1ꢂ
XnBATF
PWRHLD
Power hold GPIOꢃ
1: Optional connection for DVS control.
2, ꢂ: Typical connections shown, actual connections may vary.
ꢃ: Optional connection for power hold control.
Table 5:
Control Pins
PIN NAME
nPBIN
OUTPUT
REG1, REG2, REG3, REG4, REG5, REG6, REG7
REG1, REG5
PWRHLD
PWREN
REG2, REG3, REG4, REG6, REG7
than 130ms, ACT8937A commences a warm reset
operation where nRSTO immediately asserts low,
then remains asserted low until the manual reset
button is released for 130ms.
Control Signals
Enable Inputs
The ACT8937A features a variety of control inputs,
which are used to enable and disable outputs
depending upon the desired mode of operation.
PWRHLD is a logic input, and nPBIN is a unique,
multi-function input. Refer to Table 5 for a
description of which channels are controlled by
each input.
Long Press / Cold Reset (Power Cycle)
When the manual reset button is pressed for more
than 130ms, ACT8937A commences a power cycle
routine in which case all regulators are turned off
and then turned back on after reset button is
released with all the registers reloaded to default
values. When the ACT8937A turns on again, it
stays enabled for 260ms, the PWRHLD need to be
asserted during this time so that the system
remains powered, otherwise the ACT8937A
automatically shuts down.
nPBIN Multi-Function Input
ACT8937A features the nPBIN multi-function pin,
which combines system enable/disable control with
warm and cold manual reset functions. Select either
of the two pin functions by asserting this pin, either
through a direct connection to GA, or through a
50kꢀ resistor to GA, as shown in Figure 2.
Figure 2:
nPBIN Input
Warm/Cold Manual Reset Function
The second major function of the nPBIN input is to
provide warm and cold manual reset function. To
manually reset the processor, drive nPBIN directly
to GA through a low impedance (less than 2.5kꢀ).
An internal timer detects the duration of the manual
reset event.
Short Press/Warm Reset
When the manual reset button is pressed for less
Innovative PowerTM
www.active-semi.com
- 28 -
ActivePMUTM and ActivePathTM are trademarks of Active-Semi.
I2CTM is a trademark of NXP.
Copyright © 2012 Active-Semi, Inc.
ACTIVE-SEMI [ ACTIVE-SEMI, INC ]
