ACT8865
Rev 7, 22-Mar-16
PIN DESCRIPTIONS CONT’D
PIN
NAME
DESCRIPTION
Power supply for the internal reference. Connect this pin directly to the system power supply.
Bypass VDDREF to GA with a 100nF capacitor placed as close to the IC as possible. Star
connection with VP1, VP2 and VP3 preferred.
23
VDDREF
Output Feedback Sense for REG2. Connect this pin directly to the output node to connect the
internal feedback network to the output voltage.
OUT2
NC2
VP2
24
25
26
27
28
Not Connected. Not internally connected.
Power Input for REG2 and System Control. Bypass to GP2 with a high quality ceramic capacitor
placed as close to the IC as possible.
SW2
GP2
Switching Node Output for REG2. Connect this pin to the switching end of the inductor.
Power Ground for REG2. Connect GA, GP1,GP2 and GP3 together at a single point as close to
the IC as possible.
Power Ground for REG1. Connect GA, GP1,GP2 and GP3 together at a single point as close to
the IC as possible.
29
30
31
GP1
SW1
VP1
Switching Node Output for REG1. Connect this pin to the switching end of the inductor.
Power Input for REG1. Bypass to GP1 with a high quality ceramic capacitor placed as close to
the IC as possible.
Reference Bypass. Connect a 0.047μF ceramic capacitor from REFBP to GA. This pin is
discharged to GA in shutdown.
32
REFBP
EP
EP
Exposed Pad. Must be soldered to ground on PCB.
www.active-semi.com
ActivePMUTM is a trademark of Active-Semi.
Copyright © 2016 Active-Semi, Inc.
I2CTM is a trademark of NXP.
ACTIVE-SEMI [ ACTIVE-SEMI, INC ]
