ACT8846
Rev 4, 25-May-16
REGISTER AND BIT DESCRIPTIONS CONT’D
BLOCK ADDRESS BIT
NAME
ACCESS
DESCRIPTION
Output Voltage Selection. See the Output Voltage Programming
section for more information.
REG10
0x80
[5:0]
VSET
R/W
Regulator Enable Bit. Set bit to 1 to enable the regulator, clear
bit to 0 to disable the regulator.
REG10
REG10
0x81
0x81
[7]
ON
-
R/W
R
[6:3]
Reserved.
Output Discharge Control. When activated, LDO output is
discharged to GA through 1.5kΩ resistor when in shutdown. Set
bit to 1 to enable output voltage discharge in shutdown, clear bit
to 0 to disable this function.
REG10
REG10
0x81
0x81
[2]
[1]
DIS
R/W
R/W
Regulator Fault Mask Control. Set bit to 1 enable fault-interrupts,
clear bit to 0 to disable fault-interrupts.
nFLTMSK
Regulator Power-OK Status. Value is 1 when output voltage
exceeds the power-OK threshold, value is 0 otherwise.
REG10
REG11
REG11
0x81
0x90
0x90
[0]
OK
-
R
R
[7:6]
[5:0]
Reserved.
Output Voltage Selection. See the Output Voltage Programming
section for more information.
VSET
R/W
Regulator Enable Bit. Set bit to 1 to enable the regulator, clear
bit to 0 to disable the regulator.
REG11
REG11
0x91
0x91
[7]
ON
-
R/W
R
[6:3]
Reserved.
Output Discharge Control. When activated, LDO output is
discharged to GA through 1.5kΩ resistor when in shutdown. Set
bit to 1 to enable output voltage discharge in shutdown, clear bit
to 0 to disable this function.
REG11
REG11
0x91
0x91
[2]
[1]
DIS
R/W
R/W
Regulator Fault Mask Control. Set bit to 1 enable fault-interrupts,
clear bit to 0 to disable fault-interrupts.
nFLTMSK
Regulator Power-OK Status. Value is 1 when output voltage
exceeds the power-OK threshold, value is 0 otherwise.
REG11
REG12
REG12
0x91
0xA0
0xA0
[0]
OK
-
R
R
[7:6]
[5:0]
Reserved.
Output Voltage Selection. See the Output Voltage Programming
section for more information.
VSET
R/W
Regulator Enable Bit. Set bit to 1 to enable the regulator, clear
bit to 0 to disable the regulator.
REG12
REG12
0xA1
0xA1
[7]
ON
-
R/W
R
[6:3]
Reserved.
Output Discharge Control. When activated, LDO output is
discharged to GA through 1.5kΩ resistor when in shutdown. Set
bit to 1 to enable output voltage discharge in shutdown, clear bit
to 0 to disable this function.
REG12
0xA1
[2]
DIS
R/W
Regulator Fault Mask Control. Set bit to 1 enable fault-interrupts,
clear bit to 0 to disable fault-interrupts.
REG12
REG12
0xA1
0xA1
[1]
[0]
nFLTMSK
OK
R/W
R
Regulator Power-OK Status. Value is 1 when output voltage
exceeds the power-OK threshold, value is 0 otherwise.
Regulator Enable Bit. Set bit to 1 to enable the regulator, clear
bit to 0 to disable the regulator.
REG13
REG13
PB
0xB1
0xB1
0xC0
[7]
[6:0]
7
ON
R/W
R
-
Reserved.
nPBIN Assertion Interrupt Control. Set this bit to 1 to generate
an interrupt when nPBIN is asserted.
nPBAMSK
R/W
nPBIN De-assertion Interrupt Control. Set this bit to 1 to
generate an interrupt when nPBIN is de-asserted.
PB
PB
0xC0
0xC0
6
nPBDMSK
-
R/W
R
[5:2]
Reserved.
Watchdog Soft-Reset Enable. Set this bit to 1 to enable
watchdog function. When the watchdog timer expires, the PMU
commences a soft-reset routine. This bit is automatically reset to
0 when entering sleep mode.
PB
0xC0
1
WDSREN
R/W
Innovative PowerTM
- 14 -
www.active-semi.com
ActivePMUTM is a trademark of Active-Semi.
Copyright © 2016 Active-Semi, Inc.
I2CTM is a trademark of NXP.