欢迎访问ic37.com |
会员登录 免费注册
发布采购

ACT5830QJCGN-T 参数 Datasheet PDF下载

ACT5830QJCGN-T图片预览
型号: ACT5830QJCGN-T
PDF下载: 下载PDF文件 查看货源
内容描述: 十二通道PMU的手机 [Twelve Channel PMU for Mobile Phones]
分类和应用: 手机
文件页数/大小: 41 页 / 707 K
品牌: ACTIVE-SEMI [ ACTIVE-SEMI, INC ]
 浏览型号ACT5830QJCGN-T的Datasheet PDF文件第1页浏览型号ACT5830QJCGN-T的Datasheet PDF文件第2页浏览型号ACT5830QJCGN-T的Datasheet PDF文件第3页浏览型号ACT5830QJCGN-T的Datasheet PDF文件第4页浏览型号ACT5830QJCGN-T的Datasheet PDF文件第6页浏览型号ACT5830QJCGN-T的Datasheet PDF文件第7页浏览型号ACT5830QJCGN-T的Datasheet PDF文件第8页浏览型号ACT5830QJCGN-T的Datasheet PDF文件第9页  
ACT5830  
Rev PrB, 05-Mar-08  
PIN DESCRIPTIONS  
PIN  
NAME  
DESCRIPTION  
1
CHG_IN  
Battery Charge Supply Input. Connect a 1µF ceramic capacitor from CHG_IN to G.  
Battery Charger Output. Connect this pin directly to the battery anode (+ terminal), and to IN1  
and IN2 pins. Bypass with 10µF ceramic capacitor to G.  
2
3
BAT  
REF  
Reference Noise Bypass. Connect a 0.01µF ceramic capacitor from REF to G. This pin is  
discharged to G in shutdown.  
Active Low Reset Output. nRST asserts low for the reset timeout period of 65ms whenever the  
ACT5830 is first enabled. This output is internally connected to OUT1 via a 15kpull-up resistor.  
4
5
6
nRST  
IN2  
Input supply to LDO2, LDO4, LDO6, and LDO8. Connect to BAT and IN1.  
LDO4 Output. Capable of delivering up to 100mA of output current. Output is discharged to  
ground with 1kwhen disabled.  
OUT4  
LDO6 Output. Capable of delivering up to 150mA of output current. Output is discharged to  
ground with 1kwhen disabled.  
7
8
OUT6  
OUT8  
LDO8 Output. Capable of delivering up to 250mA of output current. Output has high impedance  
when disabled.  
LDO2 Output. Capable of delivering up to 300mA of output current. Output has high impedance  
when disabled.  
9
OUT2  
LDO6 Independent On/Off Control. Drive to a logic high for normal operation, and to a logic low  
to disable.  
10  
11  
TX_EN  
TCXO_EN  
LDO4 Independent On/Off Control. Drive to a logic high for normal operation, and to a logic low  
to disable.  
12  
13  
SDA  
SCL  
Data Input for I2C Serial Interface. Data is read on the rising edge of the clock.  
Clock Input for I2C Serial Interface. Data is read on the rising edge of the clock.  
Digital Control for Open Drain N-channel Switch 1. Drive to a logic high to turn on the switch.  
Drive to a logic low to turn off the switch.  
14  
ODI1  
15  
16  
OD1  
OD2  
N-channel Open–Drain Output 1. State of output controlled by ODI1.  
N-channel Open–Drain Output 2. State of output controlled by ODI2.  
Digital Control for Open Drain N-channel Switch 2. Drive to a logic high to turn on the switch.  
Drive to a logic low to turn off the switch.  
17  
18  
ODI2  
Push Button On/Off Input. Connect a push-button between this pin and BAT. There is an internal  
200kpull down resistor to G. See the System Startup & Shutdown section for more information.  
PWR_ON  
Power Hold Input for REG and LDO1. Drive PWR_HOLD to a logic high to complete the startup  
19 PWR_HOLD sequence. Drive the pin to a logic low to disable REG and LDO1. See the System Startup &  
Shutdown section for more information.  
20  
21  
NC  
No Connect. Not internally connected.  
LDO5 Independent On/Off Control. Drive to a logic high for normal operation, and to a logic low  
to disable.  
RX_EN  
Innovative PowerTM  
- 5 -  
www.active-semi.com  
ActivePMUTM is a trademark of Active-Semi.  
I2CTM is a trademark of Philips Electronics.  
Copyright © 2008 Active-Semi, Inc.  
 复制成功!