欢迎访问ic37.com |
会员登录 免费注册
发布采购

AFS600-2FGG256I 参数 Datasheet PDF下载

AFS600-2FGG256I图片预览
型号: AFS600-2FGG256I
PDF下载: 下载PDF文件 查看货源
内容描述: Actel的Fusion混合信号FPGA [Actel Fusion Mixed-Signal FPGAs]
分类和应用:
文件页数/大小: 318 页 / 10484 K
品牌: ACTEL [ Actel Corporation ]
 浏览型号AFS600-2FGG256I的Datasheet PDF文件第38页浏览型号AFS600-2FGG256I的Datasheet PDF文件第39页浏览型号AFS600-2FGG256I的Datasheet PDF文件第40页浏览型号AFS600-2FGG256I的Datasheet PDF文件第41页浏览型号AFS600-2FGG256I的Datasheet PDF文件第43页浏览型号AFS600-2FGG256I的Datasheet PDF文件第44页浏览型号AFS600-2FGG256I的Datasheet PDF文件第45页浏览型号AFS600-2FGG256I的Datasheet PDF文件第46页  
Device Architecture  
Global Buffers with No Programmable Delays  
The CLKBUF and CLKBUF_LVPECL/LVDS macros are composite macros that include an I/O macro  
driving a global buffer, hardwired together (Figure 2-20).  
The CLKINT macro provides a global buffer function driven by the FPGA core.  
The CLKBUF, CLKBUF_LVPECL/LVDS, and CLKINT macros are pass-through clock sources and do not  
use the PLL or provide any programmable delay functionality.  
Many specific CLKBUF macros support the wide variety of single-ended and differential I/O  
standards supported by Fusion devices. The available CLKBUF macros are described in the Fusion,  
IGLOO/e and ProASIC3/E Macro Library Guide.  
Clock Source  
CLKBUF Macro  
PAD  
Clock Conditioning  
Output  
GLA  
or  
CLKBUF_LVDS/LVPECL Macro  
PADN  
CLKINT Macro  
None  
GLB  
or  
Y
Y
A
Y
PADP  
GLC  
Figure 2-20 • Global Buffers with No Programmable Delay  
2-26  
Preliminary v1.7  
 复制成功!