欢迎访问ic37.com |
会员登录 免费注册
发布采购

AFS090-1FGG256I 参数 Datasheet PDF下载

AFS090-1FGG256I图片预览
型号: AFS090-1FGG256I
PDF下载: 下载PDF文件 查看货源
内容描述: Actel的Fusion混合信号FPGA [Actel Fusion Mixed-Signal FPGAs]
分类和应用: 现场可编程门阵列可编程逻辑时钟
文件页数/大小: 318 页 / 10484 K
品牌: ACTEL [ Actel Corporation ]
 浏览型号AFS090-1FGG256I的Datasheet PDF文件第4页浏览型号AFS090-1FGG256I的Datasheet PDF文件第5页浏览型号AFS090-1FGG256I的Datasheet PDF文件第6页浏览型号AFS090-1FGG256I的Datasheet PDF文件第7页浏览型号AFS090-1FGG256I的Datasheet PDF文件第9页浏览型号AFS090-1FGG256I的Datasheet PDF文件第10页浏览型号AFS090-1FGG256I的Datasheet PDF文件第11页浏览型号AFS090-1FGG256I的Datasheet PDF文件第12页  
Fusion Device Family Overview  
Advanced Architecture  
The proprietary Fusion architecture provides granularity comparable to standard-cell ASICs. The  
Fusion device consists of several distinct and programmable architectural features, including the  
following (Figure 1-1 on page 1-5):  
Embedded memories  
Flash memory blocks  
FlashROM  
SRAM and FIFO  
Clocking resources  
PLL and CCC  
RC oscillator  
Crystal oscillator  
No-Glitch MUX (NGMUX)  
Digital I/Os with advanced I/O standards  
FPGA VersaTiles  
Analog components  
ADC  
Analog I/Os supporting voltage, current, and temperature monitoring  
1.5 V on-board voltage regulator  
Real-time counter  
The FPGA core consists of a sea of VersaTiles. Each VersaTile can be configured as a three-input  
logic lookup table (LUT) equivalent or a D-flip-flop or latch (with or without enable) by  
programming the appropriate flash switch interconnections. This versatility allows efficient use of  
the FPGA fabric. The VersaTile capability is unique to the Actel families of flash-based FPGAs.  
VersaTiles and larger functions are connected with any of the four levels of routing hierarchy. Flash  
switches are distributed throughout the device to provide nonvolatile, reconfigurable interconnect  
programming. Maximum core utilization is possible for virtually any design.  
In addition, extensive on-chip programming circuitry allows for rapid (3.3 V) single-voltage  
programming of Fusion devices via an IEEE 1532 JTAG interface.  
Unprecedented Integration  
Integrated Analog Blocks and Analog I/Os  
Fusion devices offer robust and flexible analog mixed-signal capability in addition to the high-  
performance flash FPGA fabric and flash memory block. The many built-in analog peripherals  
include a configurable 32:1 input analog MUX, up to 10 independent MOSFET gate driver outputs,  
and a configurable ADC. The ADC supports 8-, 10-, and 12-bit modes of operation with a  
cumulative sample rate up to 600 k samples per second (ksps), differential nonlinearity (DNL) < 1.0  
LSB, and Total Unadjusted Error (TUE) of 0.72 LSB in 10-bit mode. The TUE is used for  
characterization of the conversion error and includes errors from all sources, such as offset and  
linearity. Internal bandgap circuitry offers 1% voltage reference accuracy with the flexibility of  
utilizing an external reference voltage. The ADC channel sampling sequence and sampling rate are  
programmable and implemented in the FPGA logic using Designer and Libero IDE software tool  
support.  
Two channels of the 32-channel ADCMUX are dedicated. Channel 0 is connected internally to VCC  
and can be used to monitor core power supply. Channel 31 is connected to an internal temperature  
diode which can be used to monitor device temperature. The 30 remaining channels can be  
connected to external analog signals. The exact number of I/Os available for external connection  
signals is device-dependent (refer to the "Fusion Family" table on page I for details).  
1-4  
Preliminary v1.7