欢迎访问ic37.com |
会员登录 免费注册
发布采购

A1225XL-FVQC 参数 Datasheet PDF下载

A1225XL-FVQC图片预览
型号: A1225XL-FVQC
PDF下载: 下载PDF文件 查看货源
内容描述: 集成系列FPGA : 1200XL和3200DX家庭 [Integrator Series FPGAs: 1200XL and 3200DX Families]
分类和应用:
文件页数/大小: 84 页 / 3116 K
品牌: ACTEL [ Actel Corporation ]
 浏览型号A1225XL-FVQC的Datasheet PDF文件第51页浏览型号A1225XL-FVQC的Datasheet PDF文件第52页浏览型号A1225XL-FVQC的Datasheet PDF文件第53页浏览型号A1225XL-FVQC的Datasheet PDF文件第54页浏览型号A1225XL-FVQC的Datasheet PDF文件第56页浏览型号A1225XL-FVQC的Datasheet PDF文件第57页浏览型号A1225XL-FVQC的Datasheet PDF文件第58页浏览型号A1225XL-FVQC的Datasheet PDF文件第59页  
Integrator Series FPGAs: 1200XL and 3200DX Families  
Pin Descriptions  
CLKA, CLKB Clock A and Clock B (Input)  
TTL clock inputs for clock distribution networks. The clock  
input is buffered prior to clocking the logic modules. This  
pin can also be used as an I/O.  
PRB, I/O  
Probe B (Output)  
The Probe B pin is used to output data from any  
user-defined design node within the device. This  
independent diagnostic pin is used in conjunction with the  
Probe A pin to allow real-time diagnostic output of any  
signal path within the device. The Probe B pin can be used  
as a user-defined I/O when debugging has been completed.  
The pin’s probe capabilities can be permanently disabled to  
protect programmed design confidentiality. PRB is active  
when the MODE pin is HIGH. This pin functions as an I/O  
when the MODE pin is LOW.  
DCLK  
Diagnostic Clock (Input)  
TTL clock input for diagnostic probe and device  
programming. DCLK is active when the MODE pin is HIGH.  
This pin functions as an I/O when the MODE pin is LOW.  
GND  
Ground (Input)  
Input LOW supply voltage.  
I/O  
Input/Output (Input, Output)  
QCLKA,B,C,D Quadrant Clock (Input/Output)  
These four pins are the quadrant clock inputs. When not  
used as a register control signal, these pins can function as  
general purpose I/O.  
I/O pin functions as an input, output, three-state or  
bidirectional buffer. Input and output levels are compatible  
with standard TTL and CMOS specifications. Unused I/O  
pins are automatically driven LOW by the Designer Series  
software for XL devices and are automatically tristated for  
DX devices.  
SDO  
Serial Data (Output)  
Serial data output for diagnostic probe and device  
programming. SDO is active when the MODE pin is HIGH.  
This pin functions as an I/O when MODE pin is LOW.  
MODE  
Mode (Input)  
The MODE pin controls the use of multi-function pins  
(DCLK, PRA, PRB, SDI, TDO). When the MODE pin is HIGH,  
the special functions are active. To provide ActionProbe  
capability, the MODE pin should be terminated to GND  
through a 10K resistor so the MODE pin can be pulled HIGH  
when required.  
SDI  
Serial Data Input (Input)  
Serial data input for diagnostic probe and device  
programming. SDI is active when the MODE pin is HIGH.  
This pin functions as an I/O when the MODE pin is LOW.  
TCK  
Test Clock  
Clock signal to shift the JTAG data into the device. This pin  
functions as an I/O when the JTAG fuse is not programmed.  
NC  
No Connection  
This pin is not connected to circuitry within the device.  
These pins can be driven to any voltage or can be left  
floating with no effect on the operation of the device.  
TDI  
Test Data In  
Serial data input for JTAG instructions and data. Data is  
shifted in on the rising edge of TCLK. This pin functions as  
an I/O when the JTAG fuse is not programmed.  
PRA, I/O  
Probe A (Output)  
The Probe A pin is used to output data from any  
user-defined design node within the device. This  
independent diagnostic pin is used in conjunction with the  
Probe B pin to allow real-time diagnostic output of any  
signal path within the device. The Probe A pin can be used  
as a user-defined I/O when debugging has been completed.  
The pin's probe capabilities can be permanently disabled to  
protect programmed design confidentiality. PRA is active  
when the MODE pin is HIGH. This pin functions as an I/O  
when the MODE pin is LOW.  
TDO  
Test Data Out  
Serial data output for JTAG instructions and test data. This  
pin functions as an I/O when the JTAG fuse is not  
programmed.  
TMS  
Test Mode Select  
Serial data input for JTAG test mode. Data is shifted in on  
the rising edge of TCLK. This pin functions as an I/O when  
the JTAG fuse is not programmed.  
V
Supply Voltage (Input)  
CC  
Input HIGH supply voltage.  
Note: TCK, TDI, TDO, TMS are only available on devices  
containing JTAG circuitry.  
Discontinued – v3.0  
55  
 复制成功!