欢迎访问ic37.com |
会员登录 免费注册
发布采购

A1225XL-FPQC 参数 Datasheet PDF下载

A1225XL-FPQC图片预览
型号: A1225XL-FPQC
PDF下载: 下载PDF文件 查看货源
内容描述: 集成系列FPGA : 1200XL和3200DX家庭 [Integrator Series FPGAs: 1200XL and 3200DX Families]
分类和应用:
文件页数/大小: 84 页 / 3116 K
品牌: ACTEL [ Actel Corporation ]
 浏览型号A1225XL-FPQC的Datasheet PDF文件第48页浏览型号A1225XL-FPQC的Datasheet PDF文件第49页浏览型号A1225XL-FPQC的Datasheet PDF文件第50页浏览型号A1225XL-FPQC的Datasheet PDF文件第51页浏览型号A1225XL-FPQC的Datasheet PDF文件第53页浏览型号A1225XL-FPQC的Datasheet PDF文件第54页浏览型号A1225XL-FPQC的Datasheet PDF文件第55页浏览型号A1225XL-FPQC的Datasheet PDF文件第56页  
Integrator Series FPGAs: 1200XL and 3200DX Families  
A32300DX Timing Characteristics (continued)  
(Worst-Case Commercial Conditions V  
= 4.75 V, T = 70°C)  
J
CC  
3.3V ‘Std’  
Speed  
‘–3 Speed  
‘–2 Speed  
‘–1’ Speed  
‘Std’ Speed  
‘–F’ Speed  
Parameter  
Description  
Min. Max. Min. Max. Min. Max. Min. Max. Min. Max. Min. Max. Units  
Logic Module Timing  
Synchronous SRAM Operations  
tRC  
Read Cycle Time  
6.4  
6.4  
3.2  
7.5  
7.5  
8.5  
8.5  
4.3  
10.0  
10.0  
5.0  
14.3  
14.3  
7.1  
11.6  
11.6  
5.8  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
tWC  
Write Cycle Time  
tRCKHL  
tRCO  
tADSU  
tADH  
Clock High/Low Time  
Data Valid After Clock High/Low  
Address/Data Set-Up Time  
Address/Data Hold Time  
Read Enable Set-Up  
Read Enable Hold  
3.75  
3.2  
3.75  
4.3  
5.0  
7.1  
5.8  
1.5  
0.0  
0.6  
3.2  
2.6  
0.0  
2.6  
0.0  
1.8  
0.0  
2.0  
0.0  
0.8  
4.3  
3.4  
0.0  
3.5  
0.0  
2.4  
0.0  
0.9  
5.0  
4.0  
0.0  
4.1  
0.0  
3.4  
0.0  
1.3  
7.1  
5.7  
0.0  
5.9  
0.0  
2.82  
0.0  
tRENSU  
tRENH  
tWENSU  
tWENH  
tBENS  
tBENH  
0.68  
3.75  
3.0  
1.05  
5.8  
Write Enable Set-Up  
Write Enable Hold  
4.7  
0.0  
0.0  
Block Enable Set-Up  
Block Enable Hold  
2.3  
4.8  
0.0  
0.0  
Asynchronous SRAM Operations  
tRPD  
Asynchronous Access Time  
Read Address Valid  
7.7  
9.0  
10.2  
12.0  
17.2  
14.1  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
tRDADV  
tADSU  
tADH  
8.3  
1.5  
0.0  
0.57  
3.2  
2.6  
0.0  
9.6  
1.8  
11.1  
2.0  
0.0  
0.8  
4.3  
3.4  
0.0  
13.0  
2.4  
0.0  
0.9  
5.0  
4.0  
0.0  
18.6  
3.4  
0.0  
1.3  
7.1  
5.7  
0.0  
15.2  
2.8  
Address/Data Set-Up Time  
Address/Data Hold Time  
Read Enable Set-Up to Address Valid  
Read Enable Hold  
0.0  
0.0  
tRENSUA  
tRENHA  
tWENSU  
tWENH  
tDOH  
0.68  
3.75  
3.0  
1.05  
5.8  
Write Enable Set-Up  
4.7  
Write Enable Hold  
0.0  
0.0  
Data Out Hold Time  
1.1  
1.35  
1.5  
1.8  
2.6  
2.1  
52  
Discontinued – v3.0  
 复制成功!