欢迎访问ic37.com |
会员登录 免费注册
发布采购

A1225DXV-VQC 参数 Datasheet PDF下载

A1225DXV-VQC图片预览
型号: A1225DXV-VQC
PDF下载: 下载PDF文件 查看货源
内容描述: 集成系列FPGA : 1200XL和3200DX家庭 [Integrator Series FPGAs: 1200XL and 3200DX Families]
分类和应用:
文件页数/大小: 84 页 / 3116 K
品牌: ACTEL [ Actel Corporation ]
 浏览型号A1225DXV-VQC的Datasheet PDF文件第41页浏览型号A1225DXV-VQC的Datasheet PDF文件第42页浏览型号A1225DXV-VQC的Datasheet PDF文件第43页浏览型号A1225DXV-VQC的Datasheet PDF文件第44页浏览型号A1225DXV-VQC的Datasheet PDF文件第46页浏览型号A1225DXV-VQC的Datasheet PDF文件第47页浏览型号A1225DXV-VQC的Datasheet PDF文件第48页浏览型号A1225DXV-VQC的Datasheet PDF文件第49页  
Integrator Series FPGAs: 1200XL and 3200DX Families  
A32140DX Timing Characteristics (continued)  
(Worst-Case Commercial Conditions V  
= 4.75 V, T = 70°C)  
J
CC  
‘–2’ Speed  
Min. Max.  
3.3V ‘Std’  
Speed  
‘–1’ Speed  
Min. Max.  
‘Std’ Speed  
‘–F’ Speed  
Parameter  
Description  
Min.  
Max.  
Min.  
Max.  
Min.  
Max.  
Units  
Input Module Propagation Delays  
t
t
t
t
t
Input Data Pad-to-Y  
Input Latch Gate-to-Output  
Input Latch Hold  
1.2  
2.3  
1.6  
3.1  
1.9  
3.7  
2.4  
4.7  
2.2  
4.3  
ns  
ns  
ns  
ns  
ns  
INPY  
INGO  
INH  
0.0  
0.3  
3.1  
0.0  
0.4  
4.2  
0.0  
0.47  
4.9  
0.0  
0.6  
6.4  
0.0  
0.55  
5.7  
Input Latch Set-Up  
INSU  
ILA  
Latch Active Pulse Width  
1
Input Module Predicted Routing Delays  
t
t
t
t
t
t
FO=1 Routing Delay  
FO=2 Routing Delay  
FO=3 Routing Delay  
FO=4 Routing Delay  
FO=8 Routing Delay  
2.7  
3.1  
3.4  
3.9  
5.6  
0.3  
3.7  
4.2  
4.5  
5.2  
7.5  
0.4  
4.3  
4.9  
5.3  
6.1  
8.8  
0.5  
5.6  
6.4  
6.9  
7.9  
11.4  
0.7  
5.0  
5.7  
ns  
ns  
ns  
ns  
ns  
ns  
IRD1  
IRD2  
IRD3  
IRD4  
IRD5  
IRDD  
6.2  
7.1  
10.3  
0.6  
Decode-to-Output Routing Delay  
Global Clock Network  
t
t
t
t
t
t
t
f
Input Low to High  
Input High to Low  
Minimum Pulse Width  
Maximum Skew  
FO=32  
FO=486  
6.2  
6.8  
8.3  
9.1  
9.7  
10.7  
12.7  
13.9  
11.4  
12.5  
ns  
ns  
CKH  
FO=32  
FO=486  
6.12  
6.7  
8.2  
8.9  
9.6  
10.5  
12.5  
13.6  
11.3  
12.3  
ns  
ns  
CKL  
FO=32  
FO=486  
2.7  
2.9  
3.7  
3.9  
4.3  
4.6  
5.6  
6.0  
5.0  
5.41  
ns  
ns  
PW  
FO=32  
FO=486  
0.6  
0.6  
0.9  
0.9  
1.0  
1.0  
1.3  
1.3  
1.17  
1.17  
ns  
ns  
CKSW  
SUEXT  
HEXT  
P
FO=32  
FO=486  
0.0  
0.0  
0.0  
0.0  
0.0  
0.0  
0.0  
0.0  
0.0  
0.0  
ns  
ns  
Input Latch External Set-Up  
Input Latch External Hold  
FO=32  
FO=486  
2.2  
2.2  
2.9  
2.9  
3.4  
3.4  
4.4  
4.4  
4.0  
4.0  
ns  
ns  
Minimum Period (1/fmax)  
FO=32  
FO=486  
5.7  
6.6  
7.6  
8.3  
8.3  
9.5  
11.9  
13.6  
9.0  
11.1  
ns  
ns  
FO=32  
FO=486  
173  
151  
138  
121  
120  
105  
84  
74  
102  
90  
MHz  
MHz  
MAX  
Maximum Datapath Frequency  
Note:  
1. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device  
performance. Post-route timing analysis or simulation is required to determine actual performance.  
Discontinued – v3.0  
45  
 复制成功!