欢迎访问ic37.com |
会员登录 免费注册
发布采购

5962-0421901QYC 参数 Datasheet PDF下载

5962-0421901QYC图片预览
型号: 5962-0421901QYC
PDF下载: 下载PDF文件 查看货源
内容描述: [Field Programmable Gate Array, 250000 Gates, 4224-Cell, CMOS, CQFP208, CERAMIC, QFP-208]
分类和应用: 可编程逻辑
文件页数/大小: 217 页 / 1554 K
品牌: ACTEL [ Actel Corporation ]
 浏览型号5962-0421901QYC的Datasheet PDF文件第48页浏览型号5962-0421901QYC的Datasheet PDF文件第49页浏览型号5962-0421901QYC的Datasheet PDF文件第50页浏览型号5962-0421901QYC的Datasheet PDF文件第51页浏览型号5962-0421901QYC的Datasheet PDF文件第53页浏览型号5962-0421901QYC的Datasheet PDF文件第54页浏览型号5962-0421901QYC的Datasheet PDF文件第55页浏览型号5962-0421901QYC的Datasheet PDF文件第56页  
MIL-PRF-38535K  
6.4.40 Class level vs Class. This specification defines the requirements for two class levels of product, class level S and  
class level B. Each class level is made up of multiple classes of product, class level S contains the requirements for classes V  
and Y product, and class level B contains the requirements for class Q product.  
6.4.41 Second party facility. A second party facility is a QA approved facility that acts as a subcontractor to a QML device  
manufacturer (e.g. QML Company X using QML Company Y for wafer fabrication, or as a test lab performing TCI testing).  
6.4.42 Third party facility. A third party facility is a manufacturer whose facility does not have QML certification. The  
process or line used by the QML manufacturer has been certified through the manufacturer for those products supplied as  
QML by the manufacturer (e.g., QML Company X using non-QML Company Z to Fab die, only the line or process of the non-  
QML company is evaluated for use by the QML manufacturer not the entire facility).  
6.4.43 New technology. New technology is defined as a product family, material, or process that has never been previously  
characterized and qualified by the manufacturer for a military or space level application.  
6.4.44 Mature technology. A mature technology is defined as one which the manufacturer has previously released to  
production and has a continuous reliability monitor plan in place to identify major reliability life-limiting mechanisms, detect  
long-term product shifts, and generate process data or established proof of stable process and/or equipment with negligible  
wear out.  
6.4.45 Lot date code. Lot date code will be assigned to identify the devices with the assembly processing and assembly  
location. Devices will be traceable through the lot date code to the assembly year, sealing week and assembly location.  
6.4.46 Storage temperature. The optimal storage temperature range is defined as -65°C to +150°C.  
6.4.47 Multi-product wafer (MPW) . A wafer composed of more than one integrated circuit (microcircuit) design fabricated  
on the same wafer. The Multi-product wafer (MPW) may contain a Standard Evaluation Circuit (SEC) design along with  
product designs or contain just product designs. MPW wafers will be fabricated as a wafer lot as defined in section 6.4.7.  
6.4.48 Package integrity demonstration test plan (PIDTP) . The package integrity demonstration test plan defines to  
address the manufacturability, test, quality and reliability issues associated with unique to specific non-traditional  
assembly/package techniques.  
38  
 
 
 
 
 
 
 
 
 
 
 
 
 复制成功!