欢迎访问ic37.com |
会员登录 免费注册
发布采购

X24012SI-3T1 参数 Datasheet PDF下载

X24012SI-3T1图片预览
型号: X24012SI-3T1
PDF下载: 下载PDF文件 查看货源
内容描述: [EEPROM, 128X8, Serial, CMOS, PDSO8, PLASTIC, SOIC-8]
分类和应用: 可编程只读存储器电动程控只读存储器电可擦编程只读存储器时钟光电二极管内存集成电路
文件页数/大小: 13 页 / 141 K
品牌: XICOR [ XICOR INC. ]
 浏览型号X24012SI-3T1的Datasheet PDF文件第2页浏览型号X24012SI-3T1的Datasheet PDF文件第3页浏览型号X24012SI-3T1的Datasheet PDF文件第4页浏览型号X24012SI-3T1的Datasheet PDF文件第5页浏览型号X24012SI-3T1的Datasheet PDF文件第7页浏览型号X24012SI-3T1的Datasheet PDF文件第8页浏览型号X24012SI-3T1的Datasheet PDF文件第9页浏览型号X24012SI-3T1的Datasheet PDF文件第10页  
X24012  
Page Write  
Flow 1. ACK Polling Sequence  
The X24012 is capable of an four byte page write  
operation. It is initiated in the same manner as the byte  
writeoperation,butinsteadofterminatingthewritecycle  
after the first data word is transferred, the master can  
transmituptothreemorewords.Afterthereceiptofeach  
word, the X24012 will respond with an acknowledge.  
WRITE OPERATION  
COMPLETED  
ENTER ACK POLLING  
ISSUE  
START  
Afterthereceiptofeachword, thetwoloworderaddress  
bits are internally incremented by one. The high order  
five bits of the address remain constant. If the master  
shouldtransmitmorethanfourwordspriortogenerating  
the stop condition, the address counter will “roll over”  
and the previously written data will be overwritten. As  
with the byte write operation, all inputs are disabled until  
completion of the internal write cycle. Refer to Figure 6  
for the address, acknowledge and data transfer  
sequence.  
ISSUE SLAVE  
ADDRESS AND R/W = 0  
ISSUE STOP  
ACK  
NO  
RETURNED?  
Acknowledge Polling  
YES  
The disabling of the inputs, during the internal write  
operation, can be used to take advantage of the typical  
5 ms write cycle time. Once the stop condition is issued  
to indicate the end of the host’s write operation the  
X24012initiatestheinternalwritecycle.ACKpollingcan  
be initiated immediately. This involves issuing the start  
condition followed by the slave address for a write  
operation. If the X24012 is still busy with the write  
operation no ACK will be returned. If the X24012 has  
completed the write operation an ACK will be returned  
and the master can then proceed with the next read or  
write operation (See Flow 1).  
NEXT  
NO  
OPERATION  
A WRITE?  
YES  
ISSUE STOP  
PROCEED  
ISSUE BYTE  
ADDRESS  
PROCEED  
READ OPERATIONS  
Read operations are initiated in the same manner as  
writeoperationswiththeexceptionthattheR/Wbitofthe  
slave address is set to a one. There are three basic read  
operations: current address read, random read and  
sequential read.  
3847 FHD F11  
It should be noted that the ninth clock cycle of the read  
operation is not a “don’t care.” To terminate a read  
operation, the master must either issue a stop condition  
duringtheninthcycleorholdSDAHIGHduringtheninth  
clock cycle and then issue a stop condition.  
6