20-40GHz High Gain Buffer Amplifier
CHA2098b
Typical Bias Tuning
The circuit schematic is given below :
Vd1
Vd 2,3
IN
OUT
Vg1
Vg 3
Vg 2
For typical operation, the three drain biases are connected altogether. In a same way, all the gate
biases are connected together at the same power supply, tuned to drive a small signal operating
current of 130mA. A separate access to the gate voltages of each stage ( Vg1,2&3 ) is provided for the
fine tuning of the stages regarding the application.
Ref. : DSCHA20981233 21-August-01
7/8
Specifications subject to change without notice
Route Départementale 128 , B.P.46 - 91401 ORSAY Cedex - FRANCE
Tel.: +33 (0)1 69 33 03 08 - Fax : +33 (0)1 69 33 03 09
UMS [ UNITED MONOLITHIC SEMICONDUCTORS ]
