THC63LVD103 _Rev2.2
AC Timing Diagrams
TTL Inputs
tTCP
tTCH
CLK IN
Tx0-Tx6
VCC/2
VCC/2
VCC/2
tTCL
tTH
tTS
VCC/2
VCC/2
tTCD
TCLK+
TCLK-
VOC
Note:
CLK IN: for R/F=GND, denote as solid line,
for R/F=VCC, denote as dashed line
Small Swing Inputs
tTCP
tTCH
VDDQ
VREF
VDDQ/2
VDDQ/2
CLK IN
Tx0-Tx6
VDDQ/2
GND
tTCL
tTH
tTS
VDDQ
VDDQ/2
VDDQ/2
VREF
GND
tTCD
TCLK+
TCLK-
VOC
Note:
CLK IN: for R/F=GND, denote as solid line,
for R/F=VCC, denote as dashed line
Copyright 2001-2006 THine Electronics, Inc. All rights reserved.
9
THine Electronics, Inc.