欢迎访问ic37.com |
会员登录 免费注册
发布采购

HV4522DJ 参数 Datasheet PDF下载

HV4522DJ图片预览
型号: HV4522DJ
PDF下载: 下载PDF文件 查看货源
内容描述: 32通道的串行到并行转换器, P沟道开漏输出 [32 CHANNEL SERIAL TO PARALLEL CONVERTER WITH P CHANNEL OPEN DRAIN OUTPUTS]
分类和应用: 转换器输出元件
文件页数/大小: 6 页 / 49 K
品牌: SUPERTEX [ Supertex, Inc ]
 浏览型号HV4522DJ的Datasheet PDF文件第1页浏览型号HV4522DJ的Datasheet PDF文件第3页浏览型号HV4522DJ的Datasheet PDF文件第4页浏览型号HV4522DJ的Datasheet PDF文件第5页浏览型号HV4522DJ的Datasheet PDF文件第6页  
HV4522/HV4622  
Electrical Characteristics1 (over recommended operating conditions unless noted)  
DC Characteristics  
Symbol  
Parameter  
Min  
Max  
Units Conditions  
IDD  
VDD supply current  
-15  
mA  
fCLK = 8 MHz  
FDATA = 4 MHz  
VIN = VSS or VDD  
All SWS parallel  
VIH = VDD  
IDDQ  
IO(OFF)  
IIH  
Quiescent VDD supply current  
Off state output current  
-100  
-100  
-1  
µA  
µA  
µA  
µA  
V
High-level logic input current  
Low-level logic input current  
High-level output data out  
Low-level output voltage  
IIL  
+1  
VIL = VSS  
VOH  
VOL  
VDD + 1.0V  
IDout = -100µA  
IHVout = -60mA  
IDout = -100µA  
IOL = +60mA  
HVOUT  
-30.0  
-1.0  
V
Data out  
V
VOC  
HVOUT clamp voltage  
+1.5  
V
AC Characteristics (VDD = -12V, TC = 25°C)  
Symbol  
Parameter  
Min  
Max  
Units Conditions  
fCLK  
Clock frequency  
8
MHz  
ns  
t
WH/tWL  
Clock width high or low  
62  
50  
20  
tSU  
Data set-up time before clock rises  
Data hold time after clock rises  
Turn ON time, HVOUT from enable  
Delay time clock to data high to low  
Delay time clock to data low to high  
Delay time clock to LE low to high  
Width of LE pulse  
ns  
tH  
ns  
tON  
400  
100  
100  
ns  
ns  
ns  
ns  
ns  
ns  
RL = 10K to VOO MAX  
tDHL  
tDLH  
tDLE  
tWLE  
tSLE  
CL = 15pF  
CL = 15pF  
50  
50  
50  
LE set-up time before clock falls  
Recommended Operating Conditions  
Symbol  
Parameter  
Min  
Max  
-13.2  
-220  
VDD  
-2.0  
8
Units  
V
VDD  
Logic supply voltage  
Output off voltage  
-10.8  
+0.3  
HVOUT  
VIH  
HV4522 and HV4622  
V
High-level input voltage (LOGIC “1”)  
Low-level input voltage (LOGIC “0”)  
Clock frequency  
VDD + 2V  
0
V
VIL  
V
fCLK  
MHz  
°C  
°C  
TA  
Operating free-air temperature  
Plastic  
-40  
-55  
+85  
+125  
Ceramic  
Note: All voltages are referenced to VSS  
.
2