HV3418
Functional Block Diagram
POL
BL
VPP
Latch Enable
DIOA
HVOUT
1
2
Clock
HVOUT
•
•
•
64 bit
Static Shift
Register
64 Latches
60 Additional
DIR
Outputs
•
•
•
HVOUT63
HVOUT64
DIOB
Function Table
Inputs
Outputs
Function
Shift Reg
HV Outputs
Data Out
Data
CLK
LE
BL
POL
DIR
1
2…64
1
2…64
H…H
L…L
*…*
*
All on
X
X
X
X
↑
X
X
↑
↑
↑
↑
X
X
L
L
L
L
H
L
X
X
X
X
X
X
X
X
L
*
*…*
H
L
*
*
All off
X
X
*
*
*…*
*
Invert mode
Load S/R
H
H
H
H
H
H
X
X
*…*
*
H or L
X
L
H
H
L
H or L *…*
*
*…*
*
Load/Store Data
in Latches
↓
↓
H
H
X
X
*
*
*…*
*…*
*…*
*…*
*
*…*
*
*
X
*
*…*
Transparent
Latch mode
L
H
H
X
X
L
H
L
H
*…*
*
H
*…*
*
DIOA
DIOB
Qn→ Qn-1
Qn→ Qn+1
—
DIOB
DIOA
I/O Relation
H
—
Notes:
H = high level, L = low level, X = irrelevant, ↑ = low-to-high transition, ↓ = high-to-low transition.
* = dependent on previous stage’s state before the last CLK or last LE high.
4
SUPERTEX [ Supertex, Inc ]
